

GPU: A matriz de processadores

Paulo Henrique Junqueira Amorim
Francisco Romulo da Silva Araújo

Instituto de Computação - Unicamp

25 de junho de 2011

- 1 Sumário
- 2 CPU x GPU
- 3 Pipeline Gráfico
- 4 Arquitetura da GPU
 - Visão Macro
 - A matriz
- 5 Programação
- 6 CPU + GPU
- 7 Conclusão
- 8 Referências
- 9 Dúvidas

Ano	Tipo	Modelo	Trans.	Perf.	Memory Band.
2004	GPU	GeForce 6800	222 Mio.	53 GFLOPS	35.2 GB/sec
	CPU	P4 570 (3.8GHz)	125 Mio.	15 GFLOPS	6.4 GB/sec
2006	GPU	GeForce 8800	681 Mio.	518 GFLOPS	86.4 GB/sec
	CPU	Core 2 Extreme	582 Mio.	85 GFLOPS	12.8 GB/sec
2008	GPU	GTX - 280	1400 Mio.	933 GFLOPS	113.3 GB/sec
	CPU	Core i7-965	731 Mio.	102 GFLOPS	25.6 GB/sec

fonte: <http://forums.nvidia.com>




Imagen extraída e adaptada de [2]

CPU - Controlador VGA




Imagen extraída de [3]

GPU & Arquitetura Intel




Imagen extraída de [3]

GPU & Arquitetura AMD




Imagen extraída de [3]

Streaming processor - SP

- Inteiro
- Ponto Flutuante
- Pode executar 4 *threads*




Imagen extraída de [1]

Streaming multiprocessors - SM

- 8 SP's
- 2 SFU (\sin , \cos , $\sqrt{9}$, \log)
- Cache Constante
- Cache Instrução
- 16 KB memória compartilhada




Imagen extraída de [1]

Texture processor cluster - TPC

- 3 SM's
- 8 KB texture cache




Imagen extraída de [1]

A Matriz de processadores

- 10 TPC's
- DRAM
- Cache L2
- ROP - (texture cache p/a DRAM, Interpolação)




Imagen extraída de [1]

Resumo

- 8 SP's - *Streaming processor*
- 3 SM's - *Streaming multiprocessors*
- 10 TPC's - *Texture processor cluster*
- $8 \times 3 \times 10 = 240$ processadores
- $8 \times 3 \times 10 = 240 \times 4$ threads = 960 processos

Opções

- CUDA (NVidia)
- OpenCL (Consórcio empresas)

ANSI C x CUDA

```
1 void add_matrix
2 (float* a, float* b, float* c, int N)
3 {
4     int index;
5     for(int i = 0; i < N; i++)
6         for(int j = 0; j < N; j++)
7     {
8         index = i + j*N;
9         c[index] = a[index] + b[index];
10    }
11 }
12
13 int main()
14 {
15     add_matrix( a, b, c, N);
16 }
```

```
1 __global__ add_matrix
2 (float* a, float* b, float* c, int N)
3 {
4     int i = blockIdx.x * blockDim.x + threadIdx.x;
5     int j = blockIdx.y * blockDim.y + threadIdx.y;
6     int index = i + j*N;
7     if (i < N && j < N)
8         c[index] = a[index] + b[index];
9 }
10
11 int main()
12 {
13     dim3 dimBlock(blocksize, blocksize);
14     dim3 dimGrid(N/dimBlock.x, N/dimBlock.y);
15     add_matrix<<<dimGrid, dimBlock>>>(a,b,c,N);
16 }
```

Intel Larrabee

- x86
- Cache L3 texture
- 16 Unidades Processamento Vetorial

Intel Larrabee




Imagen extraída de [4]

- Filtragem Domínio da Freq.

FFT




Imagen extraída de [3]

- Filtragem Domínio da Freq.
- Aplicações Paralelizáveis

Radix sort




Imagen extraída de [3]

References I

-  AnandTech - NVIDIA's 1.4 billion transistor GPU: GT200 arrives as the GeForce GTX 280 & 260.
<http://www.anandtech.com/show/2549/2>, 6 2011.
-  Minh Tri Do Dinh.
Gpus - graphics processing units.
Vertiefungsseminar Architektur von Prozessoren, SS 2008,
pages 3 – 4, 2008.
-  D.A. Patterson and J.L. Hennessy.
Computer organization and design: the hardware/software interface.
The Morgan Kaufmann Series in Computer Architecture and Design. Elsevier Morgan Kaufmann, 2008.

References II



Larry Seiler, Doug Carmean, Eric Sprangle, Tom Forsyth,
Michael Abrash, Pradeep Dubey, Stephen Junkins, Adam
Lake, Jeremy Sugerman, Robert Cavin, Roger Espasa,
Ed Grochowski, Toni Juan, and Pat Hanrahan.

Larrabee: a many-core x86 architecture for visual computing.
ACM Trans. Graph., 27:18:1–18:15, August 2008.

Perguntas ?