MC542

Organização de Computadores
Teoria e Prática

2007

Prof. Paulo Cesar Centoducatte
ducatte@ic.unicamp.br
www.ic.unicamp.br/~ducatte

MC542

Circuitos Lógicos

Portas Lógicas, Tecnologia

"DDCA" - (Capítulo 1)
"FDL" - (Capítulo 3)

Portas Lógicas, Tecnologia
Sumário

- Variáveis e Funções
  - Funções AND, Or e NOT
  - Funções Complexas
  - Tabela Verdade
- Portas Lógicas
  - Uma Entrada
  - Duas Entradass
  - Múltiplas Entradas
- Rede Lógica
- Níveis Lógicos
  - Margem de Ruído
- Característica de Transferência DC
- Família Lógicas

Portas Lógicas, Tecnologia
Sumário

- Transistor como Chave
  - NMOS
  - PMOS
- Portas Lógicas com NMOS
- Portas Lógicas com CMOS
- Fan-In e Fan-Out
- Tri-state

Variáveis e Funções

Analogia com chaves controladas



Variáveis e Funções



Variáveis e Funções - Funções Simples
AND e OR



Função lógica AND



Função lógica OR

MC542 2.7

Variáveis e Funções - Funções Complexas



Arranjo serie/paralelo

MC542 2.8

Variáveis e Funções
NOT



MC542 2.9

Tabela Verdade

x_1	x_2	$x_1 \cdot x_2$	$x_1 + x_2$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1
		AND	OR

MC542 2.10

Tabela Verdade

x_1	x_2	x_3	$x_1 \cdot x_2 \cdot x_3$	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

MC542 2.11

Portas Lógicas: Uma Entrada (ou Gates)

NOT



$Y = \overline{A}$

A	Y
0	1
1	0

BUF



$Y = A$

A	Y
0	0
1	1

MC542 2.12

Portas Lógicas: Duas Entradas

AND



$Y = AB$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR



$Y = A + B$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

MC542 2.13

Portas Lógicas: Duas Entradas

XOR

$Y = A \oplus B$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

NAND

$Y = \overline{AB}$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NOR

$Y = \overline{A + B}$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

XNOR

$Y = \overline{A \oplus B}$

A	B	Y
0	0	
0	1	
1	0	
1	1	

MC542 2.14

Portas Lógicas: Múltiplas Entradas

NOR3



$Y = \overline{A+B+C}$

A	B	C	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

AND4



$Y = ABCD$



MC542 2.15

Rede Lógica



Rede de portas
Circuito lógico

MC542 2.16

Níveis Lógicos

- Define as voltagens para representar o 1 e o 0
- Exemplo:
  - 0 : terra ou 0 volts
  - 1 : V_{DD} ou 5 volts
- Qual o valor produzido por uma porta (gate)?
- Se produzir 4.99 volts? Isso é um 0 ou um 1?
- E se 3.2 volts?

MC542 2.17

Níveis Lógico

- Define-se intervalos de voltagens para representar o 1 e o 0
- Define-se diferentes intervalos para saídas e entradas para permitir tolerância a ruídos
- Ruído é qualquer coisa que degrada o sinal



MC542 2.18

Níveis Lógico



MC542 2.19

Níveis Lógicos: Margem de Ruído



$NM_H = V_{OH} - V_{IH}$

$NM_L = V_{IL} - V_{OL}$

MC542 2.20

Característica de Transferência DC

Ideal Buffer:



$NM_H = NM_L = V_{DD}/2$

Real Buffer:



NM_H, $NM_L < V_{DD}/2$

MC542 2.21

Característica de Transferência DC



MC542 2.22

Característica de Transferência DC



MC542 2.23

Família Lógicas

Logic Family	V_{DD}	V_{IL}	V_{IH}	V_{OL}	V_{OH}
TTL	5 (4.75 - 5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5 - 6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3 - 3.6)	0.8	2.0	0.4	2.4
LVCMOS	3.3 (3 - 3.6)	0.9	1.8	0.36	2.7

MC542 2.24

Como Construir as Portas Lógicas



Transistores!

MC542 2.25

Transistor como Chave

MOSFET: Metal oxide semiconductor field-effect transistor

MOSFET: NMOS e PMOS

A simple switch controlled by the input *x*



NMOS transistor



Simplified symbol for an NMOS transistor

NMOS transistor as a switch

MC542 2.26

Transistor como Chave

A switch with the opposite behavior of Figure 3.2



PMOS transistor



Simplified symbol for an PMOS transistor

PMOS transistor as a switch

MC542 2.27

Comportamento dos Transistores NMOS e PMOS em Circuitos



MC542 2.28

Transistores

- Transistores são construídos com silício, um semicondutor
- Silício não é condutor (não tem cargas livres)
- Quando dopado torna-se condutor (tem cargas livres)
  - n-type
  - p-type



MC542 2.29

Transistor MOS



MC542 2.30

CMOS: Fabricação e Comportamento

Transistor nMOS - off



When V_{GS} = 0 V, the transistor is off

MC542 2.31

CMOS: Fabricação e Comportamento

Transistor nMOS - on



When V_{GS} = 5 V, the transistor is on

MC542 2.32

Transistor nMOS



Current-voltage relationship in the NMOS transistor

MC542 2.33

Portas Lógicas com nMOS



Circuit diagram | Graphical symbols | Simplified circuit diagram

A NOT gate built using nMOS technology

MC542 2.34

Portas Lógicas com nMOS (NAND)



x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

Circuito | Símbolo grafico | Tabela Verdade

MC542 2.35

Portas Lógicas com nMOS (NOR)



(a) Circuit

x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0

(b) Truth table



(c) Graphical symbols

MC542 2.36

Portas Lógicas com nMOS (AND)



x_1	x_2	f
0	0	0
0	1	0
1	0	0
1	1	1

MC542 2.37

Portas Lógicas com nMOS (OR)



(a) Circuit

x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	1

(b) Truth table



MC542 2.38

Estrutura de um circuito nMOS



MC542 2.39

Estrutura de um Circuito CMOS (nMOS + pMOS)

A função é implementada por uma rede nMOS e uma pMOS simultaneamente



MC542 2.40

NOT CMOS



x	T_1 T_2	f
0	on off	1
1	off on	0

MC542 2.41

NAND CMOS

$f = \overline{x_1} + \overline{x_2}$



$f = \overline{x_1 . x_2}$

(a) Circuit

x_1	x_2	T_1	T_2	T_3	T_4	f
0	0	on	on	off	off	1
0	1	on	off	off	on	1
1	0	off	on	on	off	1
1	1	off	off	on	on	0

(b) Truth table and transistor states

MC542 2.42

NOR CMOS



(a) Circuit

x_1	x_2	T_1	T_2	T_3	T_4	f
0	0	on	on	off	off	1
0	1	on	off	off	on	0
1	0	off	on	on	off	0
1	1	off	off	on	on	0

(b) Truth table and transistor states

MC542 2.43

AND CMOS



MC542 2.44

Exemplo: Circuito Complexo

f = $\overline{x_1} + \overline{x_2}\ \overline{x_3}$



MC542 2.45

Exercício

Qual a função implementada por:

$\overline{f} = x_1\ (x_2x_3 + x_4)$



MC542 2.46

Tensões em um Not nMOS



(a) NMOS NOT gate

(b) V_x = 5 V

MC542 2.47

Transferência de Voltagem Not CMOS



MC542 2.48

Margem de Ruído e Capacitância



NOT gate driving another NOT gate

$NM_L = V_{IL} - V_{OL}$

$NM_H = V_{OH} - V_{IH}$



The capacitive load at node A

MC542 2.49

Margem de Ruído e Capacitância



MC542 2.50

Transistor MOS



(a) Small transistor

(b) Larger transistor

MC542 2.51

Consumo de Potência



Current flow when input V_x changes from 0 V to 5 V



Current flow when input V_x changes from 5 V to 0 V

MC542 2.52

Passagem de 1s e 0s em MOS



transistor nMOS



transistor pMOS

MC542 2.53

Implementação "pobre" de um AND CMOS



AND gate circuit

Logic value		Voltage	Logic value
x_1	x_2	V_f	f
0	0	1.5 V	0
0	1	1.5 V	0
1	0	1.5 V	0
1	1	3.5 V	1

Truth table and voltage levels

MC542 2.54

Fan-IN

$R = r_1 + r_2 + ... + r_k$

↑ Atraso ↑ V_f ⟶ "0"



MC542 2.55

Fan-Out



To inputs of *n*other inverters



To inputs of *n*other inverters

inverter that drives n other inverters

Equivalent circuit for timing purposes



Propagation times for different values of n

MC542 2.56

Buffer



Implementation of a buffer



Graphical symbol

MC542 2.57

Tri-state



tri-state buffer



Equivalent circuit

e	x	f
0	0	Z
0	1	Z
1	0	0
1	1	1

Truth table



Implementation

MC542 2.58

Tri-state



MC542 2.59

Uso de tri-state



MC542 2.60

Transmission Gates



Circuit

s	f
0	Z
1	x

Truth table



Equivalent circuit

Graphical symbol

MC542
2.61

XOR

x_1	x_2	$f = x_1 \oplus x_2$
0	0	0
0	1	1
1	0	1
1	1	0

Truth table



Graphical symbol



MC542
2.62

XOR – Transmission Gate



MC542
2.63

Mux – Transmission Gate



MC542
2.64