

## MC542

### Organização de Computadores Teoria e Prática

2007

Prof. Paulo Cesar Centoducatte  
[ducatte@ic.unicamp.br](mailto:ducatte@ic.unicamp.br)  
[www.ic.unicamp.br/~ducatte](http://www.ic.unicamp.br/~ducatte)

MC542  
09.1

## MC542

### Circuitos Lógicos

#### VHDL e Blocos Básicos

MC542  
09.2

#### Título do Capítulo Abordado Sumário

- Exemplos Circuitos Aritméticos
  - Somador Completo
  - Somador de 4/16 bits
    - Componentes
    - Package
    - Pacotes IEEE
    - BCD
  - Mux - Comandos Concorrentes
  - Decodificador
  - Codificador
  - Comparador
  - Generate Statement
  - Instanciação Condicional

MC542  
09.3

#### Título do Capítulo Abordado Sumário

- MUX - Comandos Seqüenciais
- Codificador
- Comparador
- BCD para 7 Segmentos

MC542  
09.4

### Somador Completo - Operações Lógicas

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY fulladd IS
  PORT (Cin, x, y : IN STD_LOGIC ;
        s, Cout : OUT STD_LOGIC ) ;
END fulladd ;

ARCHITECTURE LogicFunc OF fulladd IS
BEGIN
  s    <= x XOR y XOR Cin ;
  Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y) ;
END LogicFunc ;
```

MC542  
09.5

### Somador Completo - Componentes

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY adder4 IS
  PORT (Cin      : IN STD_LOGIC ;
        x3, x2, x1, x0 : IN STD_LOGIC ;
        y3, y2, y1, y0 : IN STD_LOGIC ;
        s3, s2, s1, s0 : OUT STD_LOGIC ;
        Cout       : OUT STD_LOGIC ) ;
END adder4 ;

ARCHITECTURE Structure OF adder4 IS
  SIGNAL c1, c2, c3 : STD_LOGIC ;
  COMPONENT fulladd
    PORT (Cin, x, y : IN STD_LOGIC ;
          s, Cout : OUT STD_LOGIC ) ;
  END COMPONENT ;
```

MC542  
09.6

### Somador 4 bits - Componentes

```
BEGIN
    stage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 );
    stage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 );
    stage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 );
    stage3: fulladd PORT MAP ( Cin => c3, Cout => Cout,
                                x => x3, y => y3, s => s3 );
END Structure ;
```

MCS42  
09.7

### Somador 4 bits - Componentes c/ Package

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

PACKAGE fulladd_package IS
    COMPONENT fulladd
        PORT (Cin, x, y : IN STD_LOGIC ;
              s, Cout : OUT STD_LOGIC);
    END COMPONENT ;
END fulladd_package ;
```

MCS42  
09.8

### Somador 4 bits - Componentes c/ Package

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE work.fulladd_package.all ;

ENTITY adder4 IS
    PORT (Cin      : IN STD_LOGIC ;
          x3, x2, x1, x0 : IN STD_LOGIC ;
          y3, y2, y1, y0 : IN STD_LOGIC ;
          s3, s2, s1, s0 : OUT STD_LOGIC ;
          Cout       : OUT STD_LOGIC);
END adder4 ;
```

MCS42  
09.9

### Somador 4 bits - Componentes c/ Package

```
ARCHITECTURE Structure OF adder4 IS
    SIGNAL c1, c2, c3 : STD_LOGIC ;
BEGIN
    stage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 );
    stage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 );
    stage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 );
    stage3: fulladd PORT MAP ( Cin => c3, Cout => Cout,
                                x => x3, y => y3, s => s3 );
END Structure ;
```

MCS42  
09.10

### Somador 4 bits - Componentes c/ Package STD\_Logic\_Vector

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE work.fulladd_package.all ;

ENTITY adder4 IS
    PORT (Cin : IN STD_LOGIC ;
          X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          S   : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          Cout : OUT STD_LOGIC ) ;
END adder4 ;
```

MCS42  
09.11

### Somador 4 bits - Componentes c/ Package STD\_Logic\_Vector

```
ARCHITECTURE Structure OF adder4 IS
    SIGNAL C : STD_LOGIC_VECTOR(1 TO 3) ;
BEGIN
    stage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1));
    stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2));
    stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3));
    stage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout);
END Structure ;
```

MCS42  
09.12

### Somador 16 bits - STD\_Logic\_Signed Comportamental

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_signed.all ;

ENTITY adder16 IS
    PORT (X, Y: IN STD_LOGIC_VECTOR(15 DOWNTO 0);
          S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END adder16 ;

ARCHITECTURE Behavior OF adder16 IS
BEGIN
    S <= X + Y ;
END Behavior
```

MCS42  
09.13

### Somador 16 bits - STD\_Logic\_Signed

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_signed.all ;

ENTITY adder16 IS
    PORT (Cin : IN STD_LOGIC ;
          X, Y : IN STD_LOGIC_VECTOR(15 DOWNTO 0) ;
          S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0) ;
          Cout, Overflow : OUT STD_LOGIC );
END adder16 ;
```

MCS42  
09.14

### Somador 16 bits - STD\_Logic\_Signed

```
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum : STD_LOGIC_VECTOR(16 DOWNTO 0);
BEGIN
    Sum <= ('0' & X) + Y + Cin ;
    S <= Sum(15 DOWNTO 0) ;
    Cout <= Sum(16) ;
    Overflow <= Sum(16) XOR X(15) XOR Y(15) XOR Sum(15);
END Behavior ;
```

MCS42  
09.15

### Somador 16 bits - STD\_Logic\_Arith

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_arith.all ;

ENTITY adder16 IS
    PORT (Cin : IN STD_LOGIC ;
          X, Y : IN SIGNED(15 DOWNTO 0);
          S : OUT SIGNED(15 DOWNTO 0);
          Cout, Overflow : OUT STD_LOGIC );
END adder16 ;
```

MCS42  
09.16

### Somador 16 bits - STD\_Logic\_Arith

```
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum : SIGNED(16 DOWNTO 0) ;
BEGIN
    Sum <= ('0' & X) + Y + Cin ;
    S <= Sum(15 DOWNTO 0) ;
    Cout <= Sum(16) ;
    Overflow <= Sum(16) XOR X(15) XOR Y(15) XOR Sum(15);
END Behavior ;
```

MCS42  
09.17

### Somador 16 bits - Comportamental

```
ENTITY adder16 IS
    PORT (X, Y : IN INTEGER RANGE -32768 TO 32767;
          S : OUT INTEGER RANGE -32768 TO 32767);
END adder16 ;

ARCHITECTURE Behavior OF adder16 IS
BEGIN
    S <= X + Y ;
END Behavior ;
```

MCS42  
09.18

### Somador BCD

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_unsigned.all ;
ENTITY BCD IS
    PORT (X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          S : OUT STD_LOGIC_VECTOR(4 DOWNTO 0));
END BCD;

ARCHITECTURE Behavior OF BCD IS
    SIGNAL Z : STD_LOGIC_VECTOR(4 DOWNTO 0);
    SIGNAL Adjust : STD_LOGIC;
BEGIN
    Z <= ('0' & X) + Y;
    Adjust <= '1' WHEN Z > 9 ELSE '0';
    S <= Z WHEN (Adjust = '0') ELSE Z + 6;
END Behavior;

```

MCS42  
09.19

### MUX - Comandos Concorrentes

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
    PORT (w0, w1, s : IN STD_LOGIC ;
          f : OUT STD_LOGIC );
END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    WITH s SELECT
        f <= w0 WHEN '0',
        w1 WHEN OTHERS ;
END Behavior;

```

MCS42  
09.20

### MUX - Comandos Concorrentes

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY mux4to1 IS
    PORT (w0, w1, w2, w3 : IN STD_LOGIC ;
          s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          f : OUT STD_LOGIC );
END mux4to1;

ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
    WITH s SELECT
        f <= w0 WHEN "00",
        w1 WHEN "01",
        w2 WHEN "10",
        w3 WHEN OTHERS ;
END Behavior;

```

MCS42  
09.21

### MUX

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

PACKAGE mux4to1_package IS
    COMPONENT mux4to1
        PORT (w0, w1, w2, w3 : IN STD_LOGIC ;
              s : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
              f : OUT STD_LOGIC );
    END COMPONENT ;
END mux4to1_package;

```

MCS42  
09.22

### MUX

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
LIBRARY work ;
USE work.mux4to1_package.all ;

ENTITY mux16to1 IS
    PORT (w : IN STD_LOGIC_VECTOR(0 TO 15) ;
          s : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          f : OUT STD_LOGIC );
END mux16to1;

```

MCS42  
09.23

### MUX

```

ARCHITECTURE Structure OF mux16to1 IS
    SIGNAL m : STD_LOGIC_VECTOR(0 TO 3);

BEGIN
    Mux1: mux4to1 PORT MAP (w(0), w(1), w(2), w(3),
                             s(1 DOWNTO 0), m(0));
    Mux2: mux4to1 PORT MAP (w(4), w(5), w(6), w(7),
                             s(1 DOWNTO 0), m(1));
    Mux3: mux4to1 PORT MAP (w(8), w(9), w(10), w(11),
                             s(1 DOWNTO 0), m(2));
    Mux4: mux4to1 PORT MAP (w(12), w(13), w(14), w(15),
                             s(1 DOWNTO 0), m(3));
    Mux5: mux4to1 PORT MAP (m(0), m(1), m(2), m(3),
                             s(3 DOWNTO 2), f);
END Structure;

```

MCS42  
09.24

## MUX

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
    PORT (w0, w1, s : IN STD_LOGIC;
          f : OUT STD_LOGIC);
END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    f <= w0 WHEN s = '0' ELSE w1 ;
END Behavior ;
```

MCS42  
09.25

## Decodificador

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec2to4 IS
    PORT (w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          En : IN STD_LOGIC;
          y : OUT STD_LOGIC_VECTOR(0 TO 3));
END dec2to4 ;
```

MCS42  
09.26

## Decodificador

```
ARCHITECTURE Behavior OF dec2to4 IS
SIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0);

BEGIN
    Enw <= En & w ;
    WITH Enw SELECT
        y <= "1000" WHEN "100",
        "0100" WHEN "101",
        "0010" WHEN "110",
        "0001" WHEN "111",
        "0000" WHEN OTHERS ;
END Behavior ;
```

MCS42  
09.27

## Codificador

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY priority IS
    PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          z : OUT STD_LOGIC );
END priority;

ARCHITECTURE Behavior OF priority IS
BEGIN
    y <= "11" WHEN w(3) = '1' ELSE
        "10" WHEN w(2) = '1' ELSE
        "01" WHEN w(1) = '1' ELSE "00";
    z <= '0' WHEN w = "0000" ELSE '1';
END Behavior ;
```

MCS42  
09.28

## Codificador

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY priority IS
    PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          z : OUT STD_LOGIC );
END priority;
```

MCS42  
09.29

## Codificador

```
ARCHITECTURE Behavior OF priority IS
BEGIN
    WITH w SELECT
        y <= "00" WHEN "0001",
        "01" WHEN "0010",
        "01" WHEN "0011",
        "10" WHEN "0100",
        "10" WHEN "0101",
        "10" WHEN "0110",
        "10" WHEN "0111",
        "11" WHEN OTHERS;
    WITH w SELECT
        z <= '0' WHEN "0000",
        '1' WHEN OTHERS;
END Behavior ;
```

MCS42  
09.30

### Comparador - Sem Sinal

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY compare IS
  PORT (A, B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        AeqB, AgtB, AltB : OUT STD_LOGIC );
END compare ;

ARCHITECTURE Behavior OF compare IS
BEGIN
  AeqB <= '1' WHEN A = B ELSE '0';
  AgtB <= '1' WHEN A > B ELSE '0';
  AltB <= '1' WHEN A < B ELSE '0';
END Behavior ;
```

MCS42  
09.31

### Comparador - Com Sinal

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
ENTITY compare IS
  PORT (A, B : IN SIGNED(3 DOWNTO 0) ;
        AeqB, AgtB, AltB : OUT STD_LOGIC ) ;
END compare ;

ARCHITECTURE Behavior OF compare IS
BEGIN
  AeqB <= '1' WHEN A = B ELSE '0' ;
  AgtB <= '1' WHEN A > B ELSE '0' ;
  AltB <= '1' WHEN A < B ELSE '0' ;
END Behavior ;
```

MCS42  
09.32

### Generate Statement

Mux 16-para-1 usando Generate Statement

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE work.mux4to1_package.all ;

ENTITY mux16to1 IS
  PORT (w : IN STD_LOGIC_VECTOR(0 TO 15) ;
        s : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        f : OUT STD_LOGIC ) ;
END mux16to1 ;
```

MCS42  
09.33

### Generate Statement

Mux 16-para-1 usando Generate Statement

```
ARCHITECTURE Structure OF mux16to1 IS
  SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
BEGIN
  G1: FOR i IN 0 TO 3 GENERATE
    Muxes: mux4to1 PORT MAP (w(4*i), w(4*i+1), w(4*i+2),
                               w(4*i+3), s(1 DOWNTO 0), m(i));
  END GENERATE ;
  Mux5: mux4to1 PORT MAP (m(0), m(1), m(2), m(3),
                           s(3 DOWNTO 2), f) ;
END Structure ;
```

MCS42  
09.34

### Instanciação Condicional

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec4to16 IS
  PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        En : IN STD_LOGIC ;
        y : OUT STD_LOGIC_VECTOR(0 TO 15));
END dec4to16 ;

ARCHITECTURE Structure OF dec4to16 IS
  COMPONENT dec2to4
    PORT (w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          En : IN STD_LOGIC;
          y : OUT STD_LOGIC_VECTOR(0 TO 3));
  END COMPONENT ;
```

MCS42  
09.35

### Instanciação Condicional

```
SIGNAL m : STD_LOGIC_VECTOR(0 TO 3);

BEGIN
  G1: FOR i IN 0 TO 3 GENERATE
    Dec_ri: dec2to4 PORT MAP
              (w(1 DOWNTO 0), m(i), y(4*i TO 4*i+3));
  G2: IF i=3 GENERATE
    Dec_left: dec2to4 PORT MAP
              (w(i DOWNTO i-1), En, m);
  END GENERATE; -- IF
  END GENERATE; -- FOR
END Structure;
```

MCS42  
09.36

### MUX - Comandos Seqüenciais

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS
  PORT (w0, w1, s : IN STD_LOGIC;
        f : OUT STD_LOGIC);
END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
  PROCESS (w0, w1, s)
  BEGIN
    IF s = '0'
      THEN f <= w0;
    ELSE f <= w1;
    END IF;
  END PROCESS;
END Behavior;

```

MCS42  
09.37

### MUX - Comandos Seqüenciais

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS
  PORT (w0, w1, s : IN STD_LOGIC;
        f : OUT STD_LOGIC);
END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
  PROCESS (w0, w1, s)
  BEGIN
    f <= w0;
    IF s = '1'
      THEN f <= w1;
    END IF;
  END PROCESS;
END Behavior;

```

MCS42  
09.38

### Codificador

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY priority IS
  PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
        z : OUT STD_LOGIC);
END priority;

```

MCS42  
09.39

### Codificador

```

ARCHITECTURE Behavior OF priority IS
BEGIN
  PROCESS (w)
  BEGIN
    IF w(3) = '1' THEN
      y <= "11";
    ELSIF w(2) = '1' THEN
      y <= "10";
    ELSIF w(1) = '1' THEN
      y <= "01";
    ELSE
      y <= "00";
    END IF;
  END PROCESS;
  z <= '0' WHEN w = "0000" ELSE '1';
END Behavior;

```

MCS42  
09.40

### Codificador

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY priority IS
  PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
        z : OUT STD_LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
  PROCESS (w)
  BEGIN
    y <= "00";
    IF w(1) = '1' THEN y <= "01"; END IF;
    IF w(2) = '1' THEN y <= "10"; END IF;
    IF w(3) = '1' THEN y <= "11"; END IF;
    z <= '1';
    IF w = "0000" THEN z <= '0'; END IF;
  END PROCESS;
END Behavior;

```

MCS42  
09.41

### Comparador

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY compare1 IS
  PORT (A, B : IN STD_LOGIC;
        AeqB : OUT STD_LOGIC);
END compare1;

ARCHITECTURE Behavior OF compare1 IS
BEGIN
  PROCESS (A, B)
  BEGIN
    AeqB <= '0';
    IF A = B THEN
      AeqB <= '1';
    END IF;
  END PROCESS;
END Behavior;

```

MCS42  
09.42

### Comparador

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY implied IS
  PORT ( A, B : IN STD_LOGIC ;
         AeqB : OUT STD_LOGIC );
END implied;

ARCHITECTURE Behavior OF implied IS
BEGIN
  PROCESS ( A, B )
  BEGIN
    IF A = B THEN
      AeqB <= '1'; Este código INFERE
      memória (latch)
    END IF;
  END PROCESS;
END Behavior;
```

MCS42  
09.43

### MUX

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS
  PORT ( w0, w1, s : IN STD_LOGIC ;
         f : OUT STD_LOGIC );
END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
  PROCESS ( w0, w1, s )
  BEGIN
    CASE s IS
      WHEN '0' => f <= w0 ;
      WHEN OTHERS => f <= w1 ;
    END CASE;
  END PROCESS;
END Behavior;
```

MCS42  
09.44

### MUX

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY dec2to4 IS
  PORT ( w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
         En : IN STD_LOGIC;
         y : OUT STD_LOGIC_VECTOR(0 TO 3));
END dec2to4;
ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
  PROCESS ( w, En )
  BEGIN
    IF En = '1' THEN
      CASE w IS
        WHEN "00" => y <= "1000";
        WHEN "01" => y <= "0100";
        WHEN "10" => y <= "0010";
        WHEN OTHERS => y <= "0001";
      END CASE;
    ELSE
      y <= "0000";
    END IF;
  END PROCESS;
END Behavior;
```

MCS42  
09.45

### BCD para 7 Segmentos

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY seg7 IS
  PORT ( bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
         leds : OUT STD_LOGIC_VECTOR(1 TO 7));
END seg7;
ARCHITECTURE Behavior OF seg7 IS
BEGIN
  PROCESS ( bcd )
  BEGIN
    CASE bcd IS
      WHEN "0000" => leds <= "111110";
      WHEN "0001" => leds <= "0110000";
      WHEN "0010" => leds <= "1101001";
      WHEN "0011" => leds <= "1111001";
      WHEN "0100" => leds <= "0110011";
      WHEN "0101" => leds <= "1011011";
      WHEN "0110" => leds <= "1011111";
      WHEN "0111" => leds <= "1110000";
      WHEN "1000" => leds <= "1111111";
      WHEN "1001" => leds <= "1110011";
      WHEN OTHERS => leds <= "-----";
    END CASE;
  END PROCESS;
END Behavior;
```

MCS42  
09.46