

MC542

Organização de Computadores Teoria e Prática

2007 - 2011

Prof. Paulo Cesar Centoducatte
ducatte@ic.unicamp.br
www.ic.unicamp.br/~ducatte

MC542
2.1

MC542

Circuitos Lógicos

Portas Lógicas, Tecnologia

"DDCA" - (Capítulo 1)
"FDL" - (Capítulo 3)

MC542
2.2

Portas Lógicas, Tecnologia Sumário

- **Variáveis e Funções**
 - Funções AND, Or e NOT
 - Funções Complexas
 - Tabela Verdade
- **Portas Lógicas**
 - Uma Entrada
 - Duas Entradas
 - Múltiplas Entradas
- **Rede Lógica**
- **Níveis Lógicos**
 - Margem de Ruído
- **Característica de Transferência DC**
- **Família Lógicas**

2.3


Portas Lógicas, Tecnologia Sumário

- **Transistor como Chave**
 - NMOS
 - PMOS
- **Portas Lógicas com NMOS**
- **Portas Lógicas com CMOS**
- **Fan-In e Fan-Out**
- **Tri-state**
- **Transmission Gates**

2.4


Variáveis e Funções

Analogia com chaves controladas





MC542
2.5

Variáveis e Funções




MC542
2.6

Variáveis e Funções - Funções Simples AND e OR



MCS42
2.7


Variáveis e Funções - Funções Complexas



Arranjo série/paralelo

MCS42
2.8

Variáveis e Funções NOT



MCS42
2.9

Tabela Verdade

x_1	x_2	$x_1 \cdot x_2$	$x_1 + x_2$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

AND OR

MCS42
2.10


Tabela Verdade

x_1	x_2	x_3	$x_1 \cdot x_2 \cdot x_3$	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

MCS42
2.11

Portas Lógicas: Uma Entrada (ou Gates)

NOT



$$Y = \overline{A}$$

A	Y
0	1
1	0

BUF




$$Y = A$$

A	Y
0	0
1	1

MCS42
2.12

Portas Lógicas: Duas Entradas


AND



$$Y = AB$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR




$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

MCS42
2.13

Portas Lógicas: Duas Entradas

XOR




$$Y = A \oplus B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$Y = A \oplus B$$

NAND




$$Y = \overline{AB}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{AB}$$

NOR




$$Y = \overline{A+B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{A+B}$$

XNOR



$$Y = \overline{A \oplus B}$$


A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$Y = \overline{A \oplus B}$$

MCS42
2.14

Portas Lógicas: Múltiplas Entradas

NOR3




$$Y = \overline{A+B+C}$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

AND4




$$Y = ABCD$$



MCS42
2.15

Rede Lógica



Rede de portas
Círculo lógico

MCS42
2.16


Níveis Lógicos

- Define as voltagens para representar o 1 e o 0
- Exemplo:
 - 0 : terra ou 0 volts
 - 1 : V_{DD} ou 5 volts
- Qual o valor produzido por uma porta (gate)?
- Se produzir 4.99 volts? Isso é um 0 ou um 1?
- E se 3.2 volts?






MCS42
2.17

Níveis Lógicos

- Define-se intervalos de voltagens para representar o 1 e o 0
- Define-se diferentes intervalos para saídas e entradas para permitir tolerância a ruídos
- Ruído é qualquer coisa que degrada o sinal



MCS42
2.18




Famílias Lógicas

Logic Family	V_{DD}	V_{IL}	V_{IH}	V_{OL}	V_{OH}
TTL	5 (4.75 - 5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5 - 6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3 - 3.6)	0.8	2.0	0.4	2.4
LVCMS	3.3 (3 - 3.6)	0.9	1.8	0.36	2.7

MCS42
2.24

Como Construir as Portas Lógicas



Transistores!


MCS42
2.25

Transistor como Chave


MOSFET: Metal Oxide Semiconductor Field-Effect Transistor

MOSFET: nMOS e pMOS

$x = \text{"low"}$ $\text{---} \circ \circ \text{---}$ $x = \text{"high"}$ $\text{---} \circ \circ \text{---}$



nMOS transistor




nMOS transistor as a switch

MCS42
2.26

Transistor como Chave

$x = \text{"high"}$ $\text{---} \circ \circ \text{---}$ $x = \text{"low"}$ $\text{---} \circ \circ \text{---}$
A switch with the opposite behavior of Figure 3.2




pMOS transistor
Simplified symbol for an pMOS transistor


pMOS transistor as a switch

MCS42
2.27


Comportamento dos Transistores NMOS e PMOS em Circuitos




Transistor nMOS




Closed switch when $V_G = V_{DD}$




Open switch when $V_G = 0 V$



Transistor pMOS



Open switch when $V_G = 0 V$




Closed switch when $V_G = 0 V$

MCS42
2.28


Transistores

- Transistores são construídos com silício, um semicondutor
- Silício não é condutor (não tem cargas livres)
- Quando dopado torna-se condutor (tem cargas livres)
 - n-type
 - p-type



MCS42
2.29


Transistor MOS



MCS42
2.30

CMOS: Fabricação e Comportamento

Transistor nMOS - off




When $V_{GS} = 0$ V, the transistor is off

MCS42
2.31

CMOS: Fabricação e Comportamento


Transistor nMOS - on



When $V_{GS} = 5$ V, the transistor is on

MCS42
2.32


Transistor nMOS




Current-voltage relationship in the nMOS transistor

MCS42
2.33


Portas Lógicas com nMOS



Circuit diagram



Graphical symbols




Simplified circuit diagram


A NOT gate built using nMOS technology

MCS42
2.34

Portas Lógicas com nMOS (NAND)



Círculo




Símbolo gráfico

x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0

Tabela Verdade

MCS42
2.35


Portas Lógicas com nMOS (NOR)



(a) Circuit







x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0







(b) Truth table



(c) Graphical symbols

MCS42
2.36





Margem de Ruído e Capacitância


N_1 N_2

$$x \rightarrow N_1 \rightarrow A \rightarrow N_2 \rightarrow f$$

NOT gate driving another NOT gate


$$NM_L = V_{IL} - V_{OL}$$

$$NM_H = V_{OH} - V_{IH}$$




MCS42
2.49

Margem de Ruído e Capacitância




MCS42
2.50

Transistor MOS




MCS42
2.51

Consumo de Energia




Current flow when input V_x changes from 0 V to 5 V



Current flow when input V_x changes from 5 V to 0 V


MCS42
2.52

Passagem de 1s e 0s em MOS



MCS42
2.53

Implementação "pobre" de um AND CMOS



Logic value	Voltage	Logic value
$x_1 x_2$	V_f	f
0 0	1.5 V	0
0 1	1.5 V	0
1 0	1.5 V	0
1 1	3.5 V	1

Truth table and voltage levels

MCS42
2.54

