



(a) The four possible cases

x	y	Carry c	Sum s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

(b) Truth table



(c) Circuit



(d) Graphical symbol

Figure5.2 Half-adder

c_i	x_i	y_i	c_{i+1}	s_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(a) Truth table


$c_i \backslash x_i y_i$	00	01	11	10
0		1		1
1	1		1	

$$s_i = x_i \oplus y_i \oplus c_i$$

$c_i \backslash x_i y_i$	00	01	11	10
0			1	
1		1	1	1


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

(b) Karnaugh maps




(c) Circuit

Figure 5.4 Full-adder



(a) Naive approach



(b) Efficient design

Figure 5.7 Circuit that multiplies an 8-bit unsigned number by 3


Multiplicand M	(14)	1 1 1 0
Multiplier Q	(11)	× 1 0 1 1
		1 1 1 0
		1 1 1 0
		0 0 0 0
		1 1 1 0
		1 0 0 1 1 0 1 0
Product P	(154)	

(a) Multiplication by hand


Multiplicand M	(11)	1 1 1 0
Multiplier Q	(14)	× 1 0 1 1
		1 1 1 0
Partial product 0		+ 1 1 1 0
		1 0 1 0 1
Partial product 1		+ 0 0 0 0
		0 1 0 1 0
Partial product 2		+ 1 1 1 0
		1 0 0 1 1 0 1 0
Product P	(154)	

(b) Multiplication for implementation in hardware


Figure 5.32 Multiplication of unsigned numbers



(a) Structure of the circuit



(b) A block in the top row



(c) A block in the bottom two rows

Figure5.33 A 4 x 4 multiplier circuit

Multiplicand M	(+14)	0 1 1 1 0
Multiplier Q	(+11)	x 0 1 0 1 1
		<hr style="border: 0.5px solid black;"/>
Partial product 0		0 0 0 1 1 1 0
		+ 0 0 1 1 1 0
		<hr style="border: 0.5px solid black;"/>
Partial product 1		0 0 1 0 1 0 1
		+ 0 0 0 0 0 0
		<hr style="border: 0.5px solid black;"/>
Partial product 2		0 0 0 1 0 1 0
		+ 0 0 1 1 1 0
		<hr style="border: 0.5px solid black;"/>
Partial product 3		0 0 1 0 0 1 1
		+ 0 0 0 0 0 0
		<hr style="border: 0.5px solid black;"/>
Product P	(+154)	0 0 1 0 0 1 1 0 1 0

(a) Positive multiplicand

Multiplicand M	(-14)	1 0 0 1 0
Multiplier Q	(+11)	x 0 1 0 1 1
		<hr style="border: 0.5px solid black;"/>
Partial product 0		1 1 1 0 0 1 0
		+ 1 1 0 0 1 0
		<hr style="border: 0.5px solid black;"/>
Partial product 1		1 1 0 1 0 1 1
		+ 0 0 0 0 0 0
		<hr style="border: 0.5px solid black;"/>
Partial product 2		1 1 1 0 1 0 1
		+ 1 1 0 0 1 0
		<hr style="border: 0.5px solid black;"/>
Partial product 3		1 1 0 1 1 0 0
		+ 0 0 0 0 0 0
		<hr style="border: 0.5px solid black;"/>
Product P	(-154)	1 1 0 1 1 0 0 1 1 0

(b) Negative multiplicand

Figure 5.34 Multiplication of signed numbers

Bit positions

Bit positions 654

3210	000	001	010	011	100	101	110	111
0000	NUL	DLE	SPACE	0	@	P	'	p
0001	SOH	DC1	!	1	A	Q	a	q
0010	STX	DC2	"	2	B	R	b	r
0011	ETX	DC3	#	3	C	S	c	s
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	'	7	G	W	g	w
1000	BS	CAN	(8	H	X	h	x
1001	HT	EM)	9	I	Y	i	y
1010	LF	SUB	*	:	J	Z	j	z
1011	VT	ESC	+	;	K	[k	{
1100	FF	FS	,	<	L	\	l	
1101	CR	GS	-	=	M]	m	}
1110	SO	RS	.	>	N	^	n	~
1111	SI	US	/	?	O	—	o	DEL

NUL	Null/Idle	SI	Shift in
SOH	Start of header	DLE	Data link escape
STX	Start of text	DC1-DC4	Device control
ETX	End of text	NAK	Negative acknowledgement
EOT	End of transmitted	SYN	Synchronous idle
ENQ	Enquiry	ETB	End of transmitted block
ACQ	Acknowledgement	CAN	Cancel (error in data)
BEL	Audible signal	EM	End of medium
BS	Back space	SUB	Special sequence
HT	Horizontal tab	ESC	Escape
LF	Line feed	FS	File separator
VT	Vertical tab	GS	Group separator
FF	Form feed	RS	Record separator
CR	Carriage return	US	Unit separator
SO	Shift out	DEL	Delete/Idle

Bit positions of code format = 6 5 4 3 2 1 0

Table 5.4 The seven-bit ASCII code