

MC542

**Organização de Computadores
Teoria e Prática**

2006

Prof. Paulo Cesar Centoducatte

ducatte@ic.unicamp.br

www.ic.unicamp.br/~ducatte

MC542

Arquitetura de Computadores

Aritmética para Computadores

**“Computer Organization and Design:
The Hardware/Software Interface” (Capítulo 4)**

Sumário

- **Revisão**
 - **Representação de Números sinalizados e Não Sinalizados**
 - Sinal e Magnetude
 - Complemento de Dois
 - **Conversão**
 - Binário para Decimal
 - Decimal para Binário
 - Binário para Hexadecimal
- **Comparação de Números Sinalizados e Não Sinalizados no MIPS**
- **Extensão do Sinal**
- **Unidade Lógica Aritmética**
- **Multiplicação**
- **Divisão**
- **Ponto-Flutuante**

Representação de Números Sinalizados e Não Sinalizados

$$N = \sum_{i=0}^{n-1} d_i \times base^i$$

Exemplo

$$1011_2 = (1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) = 11_{10}$$

- **Números sem sinal**


Representação com 32 bits – palavra do MIPS

31	28 27	24 23	20 19	16 15	12 11	8 7	4 3 0
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 0 1 1

Maior número de 32 bits $\rightarrow 2^{32} - 1 = 4.294.967.295_{10}$

Representação de Números Sinalizados e Não Sinalizados

- Números sinalizados



Números sinalizados de 32 bits → (-2^{31}) até $(2^{31} - 1)$
→ -2.147.483.648 até 2.147.483.647

Complemento de Dois

$$0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000_2 = 0_{10}$$

$$0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001_2 = 1_{10}$$

$$0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010_2 = 2_{10}$$

....

$$0111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1101_2 = 2.147.483.645_{10}$$

$$0111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110_2 = 2.147.483.646_{10}$$

$$0111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111_2 = 2.147.483.647_{10}$$

$$1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000_2 = -2.147.483.648_{10}$$

$$1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001_2 = -2.147.483.647_{10}$$

$$1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010_2 = -2.147.483.646_{10}$$

....

$$1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1101_2 = -3_{10}$$

$$1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110_2 = -2_{10}$$

$$1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111_2 = -1_{10}$$

- **Conversão binária (representação em complemento de dois → decimal)**

$$N = (x_{31} \times -2^{31}) + (x_{30} \times 2^{30}) + (x_{29} \times 2^{29}) + \dots + (x_1 \times 2^1) + (x_0 \times 2^0)$$

onde x_i é o i -ésimo dígito do número.

Exemplo

$$1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100_2 = ?_{10}$$


$$\begin{aligned} N &= (1 \times -2^{31}) + (1 \times 2^{30}) + (1 \times 2^{29}) + 2^3 + 2^2 + 0 + 0 = \\ &= -2.147.483.648 + 2.147.483.644 = -4_{10} \end{aligned}$$

Comparação de Números Sinalizados e Não Sinalizados - MIPS

- Instruções:

slt → set on less than


slti → set on less than immediate



**comparam
inteiros
sinalizados**

sltu → set on less than

sltiu → set on less than immediate



**comparam
inteiros não
sinalizados**

Exemplo

$\$s0 \rightarrow 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111_2$

$\$s1 \rightarrow 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001_2$

O que acontece com as instruções :

`slt $t0, $s0,$s1 # comparação sinalizada`

`sltu $t1, $s0,$s1 # comparação não sinalizada`

Solução:

O valor em $\$s0$ representa -1 se for um inteiro sinalizado e $4.294.967.295$ se for não sinalizado.

O valor em $\$s1$ representa 1 em ambos os casos.

Então $\$t0$ tem o valor 1 , pois $-1 < 1$ e $\$t1$ tem o valor 0 pois $4.294.967.295 > 1$.

- Complemento dois pela inversão e incremento

$$2_{10} = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010$$

$$1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1101$$

$$+ 1$$

$$-2_{10} \rightarrow 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110$$

$$-2_{10} = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110$$

$$0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$$

$$+ 1$$

$$2_{10} \rightarrow 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010$$

- **Extensão do sinal**

$2_{10} = 0000\ 0000\ 0000\ 0010$ com 16 bits, estendendo para 32 bits $\rightarrow 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010$

$-2_{10} = 1111\ 1111\ 1111\ 1110$ com 16 bits, estendendo para 32 bits $\rightarrow 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110$

- Conversão binária \leftrightarrow hexadecimal

Figura 4.1 – Tabela de conversão hexadecimal

Hexa	Bin	Hexa	Bin	Hex	Bin	Hex	Bin
0 _{hex}	0000 _{two}	4 _{hex}	0100 _{two}	8 _{hex}	1000 _{two}	c _{hex}	1100 _{two}
1 _{hex}	0001 _{two}	5 _{hex}	0101 _{two}	9 _{hex}	1001 _{two}	d _{hex}	1101 _{two}
2 _{hex}	0010 _{two}	6 _{hex}	0110 _{two}	a _{hex}	1010 _{two}	e _{hex}	1110 _{two}
3 _{hex}	0011 _{two}	7 _{hex}	0111 _{two}	b _{hex}	1011 _{two}	f _{hex}	1111 _{two}

Exemplo1

e c a d 8 6 4 20₁₆

1110 1100 1010 1000 0110 0100 0010 0000₂

Exemplo2

0001 0011 0101 0111 1001 1011 1101 1111₂

1 3 5 7 9 b d f

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$gp, \$fp, \$zero, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants.
2 ³⁰ memory words	Memory[0], Memory[4], . . . , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant
Data transfer	load word	lw \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
	load byte unsigned	lbu \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
	load upper immediate	lui \$s1,100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits

Conditional branch	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; two's complement
	set less than immediate	slti \$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare < constant; two's complement
	set less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; unsigned numbers
	set less than immediate unsigned	sltiu \$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare < constant; unsigned numbers
Unconditional jump	jump	j 2500	go to 10000	Jump to target address
	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

FIGURE 4.2 MIPS architecture revealed thus far. Color indicates portions from this section added to the MIPS architecture revealed in Chapter 3 (Figure 3.20 on page 155). MIPS machine language is listed in the back endpapers of this book.

Adição e subtração

3. $7 + 6$

$$\begin{array}{r} 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0111 \\ +\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0110 \\ \hline 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1101 \end{array}$$

• $7 - 6$

$$\begin{array}{r} 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0111 \\ -\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0110 \\ \hline 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001 \end{array}$$

• $7 - 6 = 7 + (-6)$

$$\begin{array}{r} 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0111 \\ +\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1010 \\ \hline 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001 \end{array}$$

Overflow

- **Overflow**

Figura 4.4 – Condições de overflow

Operação	Operador A	Operador B	Resultado Indicando Overflow
A+B	≥ 0	≥ 0	< 0
A+B	< 0	< 0	≥ 0
A-B	≥ 0	< 0	< 0
A-B	< 0	≥ 0	≥ 0

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$gp, \$fp, \$zero, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to, for example, handle large constants.
2 ³⁰ memory words	Memory[0], Memory[4], . . . , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow detected
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow detected
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow detected
	add unsigned	addu \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow undetected
	subtract unsigned	subu \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow undetected
	add immediate unsigned	addiu \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow undetected
	move from coprocessor register	mfc0 \$s1,\$epc	\$s1 = \$epc	Used to copy Exception PC plus other special registers

Data transfer	load word	lw	<code>\$s1, 100(\$s2)</code>	<code>\$s1 = Memory[\$s2 + 100]</code>	Word from memory to register
	store word	sw	<code>\$s1, 100(\$s2)</code>	<code>Memory[\$s2 + 100] = \$s1</code>	Word from register to memory
	load byte unsigned	lbu	<code>\$s1, 100(\$s2)</code>	<code>\$s1 = Memory[\$s2 + 100]</code>	Byte from memory to register
	store byte	sb	<code>\$s1, 100(\$s2)</code>	<code>Memory[\$s2 + 100] = \$s1</code>	Byte from register to memory
	load upper immediate	lui	<code>\$s1, 100</code>	<code>\$s1 = 100 * 2¹⁶</code>	Loads constant in upper 16 bits
Conditional branch	branch on equal	beq	<code>\$s1, \$s2, 25</code>	if (<code>\$s1 == \$s2</code>) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne	<code>\$s1, \$s2, 25</code>	if (<code>\$s1 != \$s2</code>) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt	<code>\$s1, \$s2, \$s3</code>	if (<code>\$s2 < \$s3</code>) <code>\$s1 = 1</code> ; else <code>\$s1 = 0</code>	Compare less than; two's complement
	set less than immediate	slti	<code>\$s1, \$s2, 100</code>	if (<code>\$s2 < 100</code>) <code>\$s1 = 1</code> ; else <code>\$s1 = 0</code>	Compare < constant; two's complement
	set less than unsigned	sltu	<code>\$s1, \$s2, \$s3</code>	if (<code>\$s2 < \$s3</code>) <code>\$s1 = 1</code> ; else <code>\$s1 = 0</code>	Compare less than; unsigned numbers
	set less than immediate unsigned	sltiu	<code>\$s1, \$s2, 100</code>	if (<code>\$s2 < 100</code>) <code>\$s1 = 1</code> ; else <code>\$s1 = 0</code>	Compare < constant; unsigned numbers
Unconditional jump	jump	j	2500	go to 10000	Jump to target address
	jump register	jr	<code>\$ra</code>	go to <code>\$ra</code>	For switch, procedure return
	jump and link	jal	2500	<code>\$ra = PC + 4</code> ; go to 10000	For procedure call

FIGURE 4.5 MIPS architecture revealed thus far. Color indicates the portions revealed since Figure 4.2 on page 219. MIPS machine language is also listed on the back endpapers of this book.

- Operações Lógicas

- Instrução *sll* → shift left logical

sll \$t2,\$s0,8 # *\$t2* ← *\$s0* deslocado de 8 bits, para a esquerda.

op	rs	rt	rd	shamt	funct
0	0	16	10	8	0

\$s0 → 0000 0000 0000 0000 0000 0000 0000 1101

\$t2 → 0000 0000 0000 0000 0000 1101 0000 0000

- Instrução *and* e *or*

$\$t2 \rightarrow 0000\ 0000\ 0000\ 0000\ 0000\ 1101\ 0000\ 0000$

$\$t1 \rightarrow 0000\ 0000\ 0000\ 0000\ 0011\ 1100\ 0000\ 0000$

and $\$t0, \$t1, \$t2 \# \$t0 \leftarrow \$t1 \& \$t2$

$\$t0 \rightarrow 0000\ 0000\ 0000\ 0000\ 0000\ 1100\ 0000\ 0000$

or $\$t0, \$t1, \$t2 \# \$t0 \leftarrow \$t1 | \$t2$

$\$t0 \rightarrow 0000\ 0000\ 0000\ 0000\ 0011\ 1101\ 0000\ 0000$

- **Figura 4.6 – operações Lógicas e correspondência com C**

Operador Lógico	Operador em C	Instrução MIPS
Shift left	<<	sl
Shift right	>>	srl
Bit by bit AND	&	and, andi
Bit by bit OR	 	or, ori

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$gp, \$fp, \$zero, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants.
2 ³⁰ memory words	Memory[0], Memory[4], . . . , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow detected
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow detected
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow detected
	add unsigned	addu \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow undetected
	subtract unsigned	subu \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow undetected
	add immediate unsigned	addiu \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow undetected
	move from coprocessor register	mfc0 \$s1,\$epc	\$s1 = \$epc	Used to copy Exception PC plus other special registers

Logical	and	and	$\$s1, \$s2, \$s3$	$\$s1 = \$s2 \& \$s3$	Three reg. operands; bit-by-bit AND
	or	or	$\$s1, \$s2, \$s3$	$\$s1 = \$s2 \$s3$	Three reg. operands; bit-by-bit OR
	and immediate	andi	$\$s1, \$s2, 100$	$\$s1 = \$s2 \& 100$	Bit-by-bit AND reg with constant
	or immediate	ori	$\$s1, \$s2, 100$	$\$s1 = \$s2 100$	Bit-by-bit OR reg with constant
	shift left logical	sll	$\$s1, \$s2, 10$	$\$s1 = \$s2 \ll 10$	Shift left by constant
	shift right logical	srl	$\$s1, \$s2, 10$	$\$s1 = \$s2 \gg 10$	Shift right by constant
Data transfer	load word	lw	$\$s1, 100(\$s2)$	$\$s1 = \text{Memory}[\$s2 + 100]$	Word from memory to register
	store word	sw	$\$s1, 100(\$s2)$	$\text{Memory}[\$s2 + 100] = \$s1$	Word from register to memory
	load byte unsigned	lbu	$\$s1, 100(\$s2)$	$\$s1 = \text{Memory}[\$s2 + 100]$	Byte from memory to register
	store byte	sb	$\$s1, 100(\$s2)$	$\text{Memory}[\$s2 + 100] = \$s1$	Byte from register to memory
	load upper immediate	lui	$\$s1, 100$	$\$s1 = 100 * 2^{16}$	Loads constant in upper 16 bits
Conditional branch	branch on equal	beq	$\$s1, \$s2, 25$	if ($\$s1 == \$s2$) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne	$\$s1, \$s2, 25$	if ($\$s1 != \$s2$) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt	$\$s1, \$s2, \$s3$	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; two's complement
	set less than immediate	slti	$\$s1, \$s2, 100$	if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$	Compare < constant; two's complement
	set less than unsigned	sltu	$\$s1, \$s2, \$s3$	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; natural numbers
	set less than immediate unsigned	sltiu	$\$s1, \$s2, 100$	if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$	Compare < constant; natural numbers
Unconditional jump	jump	j	2500	go to 10000	Jump to target address
	jump register	jr	$\$ra$	go to $\$ra$	For switch, procedure return
	jump and link	jal	2500	$\$ra = \text{PC} + 4$; go to 10000	For procedure call

FIGURE 4.7 MIPS architecture revealed thus far. Color indicates the portions introduced since Figure 4.5 on page 224. MIPS machine language is also listed on the back endpapers of this book.

- Manipulação de bits


Exemplo

Seja o trecho de programa em C abaixo:

```
int data;  
struct  
{  
    unsigned int ready: 1;  
    unsigned int enable: 1;  
    unsigned int receivedByte: 8;  
}receiver;  
  
.....  
    data = receiver.receivedByte;  
    receiver.ready = 0;  
    receiver.enable = 1;
```


- Este código aloca três campos para registro receiver:
 - 1 bit para o campo *ready*
 - 1 bit para o campo *enable*
 - 8 bits para o campo *receivedByte*
- No corpo do programa, o código copia *receivedByte* para *data*, atribui a *ready* o valor 0 e a *enable* o valor 1. Como fica o código compilado para o MIPS? Assumir que para *data* e *receiver* são alocados \$s0 e \$s1.

Solução



Primeiro isolaremos 8bits do *receivedByte*.

```
sll $s0,$s1,22 # move os 8 bits para o fim da
                palavra ( à esquerda )
srl $s0,$s0,24 # move os 8 bits para o início da
                palavra ( à direita)
```


A próxima instrução limpa o bit menos significativo e a última instrução seta o bit vizinho.

```
andi $s1,$s1,FFFEh # bit 0 = 0
ori  $s1,$s1,0002h # bit 1 = 1
```

Unidade Lógica Aritmética


- ALU de 1 bit - Figura 4.8 – blocos usados para construção de uma ALU

1. AND gate ($c = a \cdot b$)




a	b	$c = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

2. OR gate ($c = a + b$)




a	b	$c = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter ($c = \bar{a}$)




a	$c = \bar{a}$
0	1
1	0

4. Multiplexor
(if $d = 0$, $c = a$;
else $c = b$)




d	c
0	a
1	b


- **Figura 4.9 – Unidade and-or de 1 bit**




- **Figura 4.10 – Somador de 1 bit**




- **Figura 4.13 – Gerador de Carry**



ALU de 1 bit




ALU de 32 bits - Ripple Carry



Subtrator → Complemento de 2

$$a + \bar{b} + 1 = a + (\bar{b} + 1) = a + (-b) = a - b$$



- Instruções *set on less than* → *slt*

Esta instrução gera 1 se $rs < rt$ e 0, caso contrário.



Introduz-se uma nova entrada no multiplex de saída → Less.

Para todos os 31 bits mais significativos seu valor será zero.


O último bit será setado ou resetado, decorrente do valor da comparação de a com b . Se $a < b$ então $a - b < 0$ (negativo) então o bit será 1, caso contrário $a - b > 0$ (positivo) e o bit será 0.

Para isto precisamos de um bit (o mais significativo da ALU) para setar ou resetar o bit menos significativo


Detecção de overflow.



ALU de 32 bits




Detector de Zero



- **Figura 4-20 – Sinal de Controle de operações da ALU**

Linha de Controle da ALU	Função
000	and
001	or
010	add
110	subtract
111	set on less than



- Somador Carry Lookahead → Calcular os carry's em função apenas das entradas.

Supondo um somador de 4 bits, temos (1° nível):

$$c_{i+1} = (b_i \cdot c_i) + (a_i \cdot c_i) + (a_i \cdot b_i)$$

$$c_1 = (b_0 \cdot c_0) + (a_0 \cdot c_0) + (a_0 \cdot b_0) =$$

$$c_1 = (a_0 + b_0) \cdot c_0 + (a_0 \cdot b_0) = g_0 + (p_0 \cdot c_0)$$

$$c_2 = g_1 + (p_1 \cdot c_1) = g_1 + p_1 (g_0 + (p_0 \cdot c_0))$$

$$c_2 = g_1 + (p_1 \cdot g_0) + (p_1 \cdot p_0 \cdot c_0)$$

$$c_3 = g_2 + (p_2 \cdot g_1) + (p_2 \cdot p_1 \cdot g_0) + (p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

$$c_4 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0) + \\ + (p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

Supondo um somador de 16 bits usando 4 módulos de 4 bits visto acima , temos (2^o nível):

$$C1 = G0 + (P0 .c0)$$

$$C2 = G1 + (P1.G0)+ (P1. P0 .c0)$$

$$C3 = G2 + (P2.G1)+ (P2. P1 .G0) + (P2. P1 .P0 .c0)$$

$$C4 = G3 + (P3.G2)+ (P3. P2 .G1) + (P3. P2 .P1 .G0) + \\ + (P3. P2 .P1 .P0 .c0)$$

onde:

$$P0 = p3. p2 .p1 .p0$$

$$P1 = p7. p6 .p5 .p4$$

$$P2 = p11. p10 .p9 .p8$$

$$P3 = p15. p14 .p13 .p12$$


$$G0 = g3 + (p3.g2)+ (p3. p2 .g1) + (p3. p2 .p1 .g0)$$

$$G1 = g7 + (p7.g6)+ (p7. p6 .g5) + (p7. p6 .p5 .g4)$$

$$G2 = g11 + (p11.g10)+ (p11. p10 .g9) + (p11. p10 .p9 . \\ .g8)$$

$$G3 = g15 + (p15.g14)+ (p15. p14 .g13) + (p15. p14 . \\ .p13 .g12)$$

**ALU de 16 bits formado
com ALU de 4 bits,
utilizando carry lookahead**



Exemplo

**Determine g_i , p_i , P_i e G_i para os valores de 16 bits
abaixo:**

a: 0001 1010 0011 0011

b: 1110 0101 1110 1011

Solução

a: 0001 1010 0011 0011

b: 1110 0101 1110 1011

gi: 0000 0000 0010 0011 → ai . bi

pi: 1111 1111 1111 1011 → ai + bi

$$P3 = 1 . 1 . 1 . 1 = 1$$

$$P2 = 1 . 1 . 1 . 1 = 1$$

$$P1 = 1 . 1 . 1 . 1 = 1$$

$$P0 = 1 . 0 . 1 . 1 = 0$$

$$G0 = g3 + (p3.g2) + (p3. p2 .g1) + (p3. p2 .p1 .g0)$$

$$G0 = 0 + (1 . 0) + (1 . 0 . 1) + (1 . 0 . 1 . 1) = 0$$

$$G1 = g7 + (p7.g6) + (p7. p6 .g5) + (p7. p6 .p5 .g4)$$

$$G1 = 0 + (1 . 0) + (1 . 1 . 1) + (1 . 1 . 1 . 0) = 1$$

$$G2 = g11 + (p11.g10) + (p11. p10 .g9) + (p11. p10 .p9.g8)$$

$$G2 = 0 + (1 . 0) + (1 . 1 . 0) + (1 . 1 . 1 . 0) = 0$$

$$G3 = g15 + (p15.g14) + (p15. p14 .g13) + (p15. p14 .p13 .g12)$$

$$G3 = 0 + (1 . 0) + (1 . 1 . 0) + (1 . 1 . 1 . 0) = 0$$

O carry out é :


$$C4 = G3 + (P3 . G2) + (P3 . P2 . G1) + (P3 . P2 . P1 . G0) + (P3 . P2 . P1 . P0 . c0)$$

$$C4 = 0 + (1 . 0) + (1 . 1 . 1) + (1 . 1 . 1 . 0) + (1 . 1 . 1 . 0 . 0) = 1$$


Multiplicação

8_{10}	1000	multiplicando
9_{10}	1001	multiplicador
	<hr/>	
	1000	
	0000	produtos parciais
	0000	
	1000	
	<hr/>	
72_{10}	1001000	$\max = (2^4 - 1) * (2^4 - 1) = 225$
		$225 > 128 \Rightarrow 8 \text{ bits}$
		$32 * 32 \text{ bits} \Rightarrow 64 \text{ bits}$

Hardware Multiplicador – Primeira versão



- **Algoritmo de Multiplicação – Primeira versão**




Exemplo

$$0010_2 \times 0011_2 = 0000\ 0110_2$$


Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	001 ¹	0000 0010	0000 0000
1	1a: 1 \Rightarrow Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	000 ¹	0000 0100	0000 0010
2	1a: 1 \Rightarrow Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	000 ⁰	0000 1000	0000 0110
3	1: 0 \Rightarrow no operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	000 ⁰	0001 0000	0000 0110
4	1: 0 \Rightarrow no operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110

FIGURE 4.27 Multiply example using first algorithm in Figure 4.26. The bit examined to determine the next step is circled in color.

- **Hardware Multiplicador – Segunda versão**



- **Algoritmo de Multiplicação – Segunda versão**




Exemplo

$$0010_2 \times 0011_2 = 0000\ 0110_2$$


Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	001 ¹	0010	0000 0000
1	1a: 1 => Prod = Prod + Mcand	0011	0010	0010 0000
	2: Shift right Product	0011	0010	0001 0000
	3: Shift right Multiplier	000 ¹	0010	0001 0000
2	1a: 1 => Prod = Prod + Mcand	0001	0010	0011 0000
	2: Shift right Product	0001	0010	0001 1000
	3: Shift right Multiplier	000 ⁰	0010	0001 1000
3	1: 0 => no operation	0000	0010	0001 1000
	2: Shift right Product	0000	0010	0000 1100
	3: Shift right Multiplier	000 ⁰	0010	0000 1100
4	1: 0 => no operation	0000	0010	0000 1100
	2: Shift right Product	0000	0010	0000 0110
	3: Shift right Multiplier	0000	0010	0000 0110

FIGURE 4.30 Multiply example using second algorithm in Figure 4.29. The bit examined to determine the next step is circled in color.

Hardware Multiplicador – Terceira Versão



- **Algoritmo de Multiplicação – Terceira Versão**



Exemplo

$$0010_2 \times 0011_2 = 0000\ 0110_2$$

Iteration	Step	Multiplicand	Product
0	Initial values	0010	0000 0011
1	1a: 1 => Prod = Prod + Mcand	0010	0010 0011
	2: Shift right Product	0010	0001 0001
2	1a: 1 => Prod = Prod + Mcand	0010	0011 0001
	2: Shift right Product	0010	0001 1000
3	1: 0 => no operation	0010	0001 1000
	2: Shift right Product	0010	0000 1100
4	1: 0 => no operation	0010	0000 1100
	2: Shift right Product	0010	0000 0110

FIGURE 4.33 Multiply example using third algorithm in Figure 4.32. The bit examined to determine the next step is circled in color.

Algoritmo de Booth (visão geral)


- Idéia: “acelerar” multiplicação no caso de cadeia de “1’s” no multiplicador:
$$\begin{array}{r} 0\ 1\ 1\ 1\ 0\ * \text{ (multiplicando)} = \\ + \quad 1\ 0\ 0\ 0\ 0\ * \text{ (multiplicando)} \\ - \quad 0\ 0\ 0\ 1\ 0\ * \text{ (multiplicando)} \end{array}$$
- Olhando bits do multiplicador 2 a 2
 - 00 nada
 - 01 soma (final)
 - 10 subtrai (começo)
 - 11 nada (meio da cadeia de uns)
- Funciona também para números negativos
- Para o curso: só os conceitos básicos
- Algoritmo de Booth estendido
 - varre os bits do multiplicador de 2 em 2
- Vantagens:
 - (pensava-se: shift é mais rápido do que soma)
 - gera metade dos produtos parciais: metade dos ciclos

Multiplicação sinalizada

Booth's algorithm

$$\begin{array}{r}
 \text{x} \quad 0010_2 \rightarrow 2_{10} \\
 \quad 0110_2 \rightarrow 6_{10} \\
 \quad \text{-----} \\
 + \quad 0000 \quad \text{shift} \\
 + \quad 0010 \quad \text{add} \\
 + \quad 0010 \quad \text{add} \\
 + \quad 0000 \quad \text{shift} \\
 \quad \text{-----} \\
 00001100
 \end{array}$$

$$\begin{array}{r}
 \text{x} \quad 0010_2 \rightarrow 2_{10} \\
 \quad 0110_2 \rightarrow 6_{10} \\
 \quad \text{-----} \\
 + \quad 0000 \quad \text{shift} \\
 - \quad 0010 \quad \text{sub (primeiro 1 no multiplicador)} \\
 + \quad 0000 \quad \text{shift (meio da cadeia de 1s)} \\
 + \quad 0010 \quad \text{add (passo anterior - último 1)} \\
 \quad \text{-----} \\
 00001100
 \end{array}$$



- **Figura 4.33 – Exemplo algoritmo Booth**

Iteration	Step	Multiplicand	Product
0	Initial values	0010	0000 0011
1	1a: 1 => Prod = Prod + Mcand	0010	0010 0011
	2: Shift right Product	0010	0001 0001
2	1a: 1 => Prod = Prod + Mcand	0010	0011 0001
	2: Shift right Product	0010	0001 1000
3	1: 0 => no operation	0010	0001 1000
	2: Shift right Product	0010	0000 1100
4	1: 0 => no operation	0010	0000 1100
	2: Shift right Product	0010	0000 0110

FIGURE 4.33 Multiply example using third algorithm in Figure 4.32. The bit examined to determine the next step is circled in color.

- **Figura 4.34 – Comparação do Algoritmo de Booth e da terceira versão do Algoritmo de Multiplicação, para números positivos**

Iteration	Multi-plicand	Original algorithm		Booth's algorithm	
		Step	Product	Step	Product
0	0010	Initial values	0000 0110	Initial values	0000 0110
1	0010	1: 0 \Rightarrow no operation	0000 0110	1a: 00 \Rightarrow no operation	0000 0110
	0010	2: Shift right Product	0000 0010	2: Shift right Product	0000 0010
2	0010	1a: 1 \Rightarrow Prod = Prod + Mcand	0010 0011	1c: 10 \Rightarrow Prod = Prod - Mcand	1110 0011
	0010	2: Shift right Product	0001 0001	2: Shift right Product	1111 0001
3	0010	1a: 1 \Rightarrow Prod = Prod + Mcand	0011 0001	1d: 11 \Rightarrow no operation	1111 0001
	0010	2: Shift right Product	0001 1000	2: Shift right Product	1111 1000
4	0010	1: 0 \Rightarrow no operation	0001 1000	1b: 01 \Rightarrow Prod = Prod + Mcand	0001 1000
	0010	2: Shift right Product	0000 1100	2: Shift right Product	0000 1100

FIGURE 4.34 Comparing algorithm in Figure 4.32 and Booth's algorithm for positive numbers. The bit(s) examined to determine the next step is circled in color.

Exemplo

$$2_{10} \times -3_{10} = -6_{10} \rightarrow 0010_2 \times 1101_2 = 1111\ 1010_2$$


- **Figura 4.35 – Resolução do exemplo**

Iteration	Step	Multiplicand	Product
0	Initial values	0010	0000 1101 0
1	1c: 10 \Rightarrow Prod = Prod - Mcand	0010	1110 1101 0
	2: Shift right Product	0010	1111 0110 1
2	1b: 01 \Rightarrow Prod = Prod + Mcand	0010	0001 0110 1
	2: Shift right Product	0010	0000 1011 0
3	1c: 10 \Rightarrow Prod = Prod - Mcand	0010	1110 1011 0
	2: Shift right Product	0010	1111 0101 1
4	1d: 11 \Rightarrow no operation	0010	1111 0101 1
	2: Shift right Product	0010	1111 1010 1





FIGURE 4.35 Booth's algorithm with negative multiplier example. The bits examined to determine the next step are circled in color.

Geração rápida dos produtos parciais

	Y_0	Y_1	Y_2
	X_0	X_1	X_2
	$X_2 Y_0$	$X_2 Y_1$	$X_2 Y_2$
	$X_1 Y_0$	$X_1 Y_1$	$X_1 Y_2$
	$X_0 Y_0$	$X_0 Y_1$	$X_0 Y_2$



Carry Save Adders (soma de produtos parciais)



- Multiplicação por potência de 2, por deslocamento
- Multiplicação no MIPS
 - produto de números de 32 bits \rightarrow 64 bits \rightarrow *Hi* e *Lo*
 - instruções *mult* (multiplicação) e *multu* (multiplicação sem sinal)
 - instruções para manipular *Hi* e *Lo* \rightarrow *mflo* e *mfhi* (move from *Lo* e move from *Hi*)

Divisão

$$29 \div 3 \Rightarrow 29 = 3 * Q + R = 3 * 9 + 2$$

dividendo divisor quociente resto

$$29_{10} = 011101 \quad 3_{10} = 11$$

$$\begin{array}{r} 011101 \\ \underline{11} \\ 00101 \\ \underline{11} \\ 10 \end{array} \quad \begin{array}{r} 11 \\ \hline 01001 \end{array} \quad Q = 9 \quad R = 2$$

Como implementar em hardware?

Alternativa 1: divisão com restauração

- hardware não sabe se “vai caber ou não”
- registrador para guardar resto parcial
- verificação do sinal do resto parcial
- caso negativo \Rightarrow restauração

$29 - 3 * 2^4 = -19$	$q_4 = 1$	
$-19 + 3 * 2^4 = 29$	$q_4 = 0$	Restauração
<hr/>		
$29 - 3 * 2^3 = 5$	$q_3 = 1$	
<hr/>		
$5 - 3 * 2^2 = -7$	$q_2 = 1$	
$-7 + 3 * 2^2 = 5$	$q_2 = 0$	Restauração
<hr/>		
$5 - 3 * 2^1 = -1$	$q_1 = 1$	
$-1 + 3 * 2^1 = 5$	$q_1 = 0$	Restauração
<hr/>		
$5 - 3 * 2^0 = 2$	$q_0 = 1$	

$$R = 10 = 2 \quad q_4 q_3 q_2 q_1 q_0 = 01001 = 9$$

Alternativa 2: divisão sem restauração

Regras

se resto parcial	> 0	próxima operação	subtração	objetivo $R \rightarrow 0$
se resto parcial	< 0	próxima operação	soma	

se operação corrente	+	$q_i = \neq$
se operação corrente	-	$q_i = 1$

$29 - 3 * 2^4 = -19 < 0$	próx = SOMA	$q_4 = 1$
$-19 + 3 * 2^3 = 5 > 0$	próx = SUB	$q_3 = \neq$
$5 - 3 * 2^2 = -7 < 0$	próx = SOMA	$q_2 = 1$
$-7 + 3 * 2^1 = -1 < 0$	próx = SOMA	$q_1 = \neq$
$-1 + 3 * 2^0 = 2$		$q_0 = \neq$

Resto = 2

Quociente = ~~1~~~~1~~~~1~~ ??

Alternativa 2: Conversão do Resultado

$$1 \bar{1} 1 \bar{1} \bar{1} = (2^4 - 2^3 + 2^2 - 2^1 - 2^0)$$

$$16 - 8 + 4 - 2 - 1$$

$$\dots 1 \bar{1} \dots = 2^n - 2^{(n-1)} = 2^{(n-1)}(2 - 1) = 2^{(n-1)}$$

$$1 \bar{1} 1 \bar{1} \bar{1}$$


$$0 1 1 \bar{1} \bar{1}$$

$$0 1 0 1 \bar{1}$$


$$0 1$$

- Nº de somas: 3
- Nº de subtrações: 2
- Total: 5
- OBS: se resto < 0 deve haver correção de um divisor para que resto > 0


Comparação das alternativas



Hardware Divisor - Primeira Versão



- **Algoritmo de Divisão – Primeira Versão**




Exemplo

$$0000\ 00111_2 / 0010_2$$


Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	1110 0111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	1111 0111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	1111 1111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	0000 0011
	2a: Rem \geq 0 \Rightarrow sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	0000 0001
	2a: Rem \geq 0 \Rightarrow sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001

FIGURE 4.38 Division example using first algorithm in Figure 4.37. The bit examined to determine the next step is circled in color.


Hardware Divisor - Segunda Versão



- Versão final do algoritmo de divisão



- **Hardware Divisor - Versão Final**



Exemplo

$$0000\ 0111_2 / 0010_2$$

Iteration	Step	Divisor	Remainder
0	Initial values	0010	0000 0111
	Shift Rem left 1	0010	0000 1110
1	2: Rem = Rem - Div	0010	<u>1</u> 110 1110
	3b: Rem < 0 \Rightarrow + Div, sll R, R0 = 0	0010	0001 1100
2	2: Rem = Rem - Div	0010	<u>1</u> 111 1100
	3b: Rem < 0 \Rightarrow + Div, sll R, R0 = 0	0010	0011 1000
3	2: Rem = Rem - Div	0010	<u>0</u> 001 1000
	3a: Rem \geq 0 \Rightarrow sll R, R0 = 1	0010	0011 0001
4	2: Rem = Rem - Div	0010	<u>0</u> 001 0001
	3a: Rem \geq 0 \Rightarrow sll R, R0 = 1	0010	0010 0011
	Shift left half of Rem right 1	0010	0001 0011

FIGURE 4.42 Division example using third algorithm in Figure 4.40. The bit examined to determine the next step is circled in color.

- Divisão por potência de 2, por deslocamento
- Divisão no MIPS
 - divisão de números de 64 bits por 32 bits → *Hi* e *Lo*
 - instruções *div* (divisão) e *divu* (divisão sem sinal)
 - instruções para manipular *Hi* e *Lo* → *mflo* e *mfhi* (move from *Lo* e move from *Hi*)

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$gp, \$fp, \$zero, \$sp, \$ra, \$at, Hi, Lo	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants. Hi and Lo contain the results of multiply and divide.
2 ³⁰ memory words	Memory[0], Memory[4], . . . , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow detected
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow detected
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow detected
	add unsigned	addu \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow undetected
	subtract unsigned	subu \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow undetected
	add immediate unsigned	addiu \$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow undetected
	move from coprocessor register	mfc0 \$s1,\$epc	\$s1 = \$epc	Used to copy Exception PC plus other special registers
	multiply	mult \$s2,\$s3	Hi, Lo = \$s2 × \$s3	64-bit signed product in Hi, Lo
	multiply unsigned	multu \$s2,\$s3	Hi, Lo = \$s2 × \$s3	64-bit unsigned product in Hi, Lo
	divide	div \$s2,\$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Lo = quotient, Hi = remainder
	divide unsigned	divu \$s2,\$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Unsigned quotient and remainder
	move from Hi	mfhi \$s1	\$s1 = Hi	Used to get copy of Hi
	move from Lo	mflo \$s1	\$s1 = Lo	Used to get copy of Lo

Logical	and	and	$\$s1, \$s2, \$s3$	$\$s1 = \$s2 \& \$s3$	Three reg. operands; logical AND
	or	or	$\$s1, \$s2, \$s3$	$\$s1 = \$s2 \$s3$	Three reg. operands; logical OR
	and immediate	andi	$\$s1, \$s2, 100$	$\$s1 = \$s2 \& 100$	Logical AND reg, constant
	or immediate	ori	$\$s1, \$s2, 100$	$\$s1 = \$s2 100$	Logical OR reg, constant
	shift left logical	sll	$\$s1, \$s2, 10$	$\$s1 = \$s2 \ll 10$	Shift left by constant
	shift right logical	srl	$\$s1, \$s2, 10$	$\$s1 = \$s2 \gg 10$	Shift right by constant
Data transfer	load word	lw	$\$s1, 100(\$s2)$	$\$s1 = \text{Memory}[\$s2+100]$	Word from memory to register
	store word	sw	$\$s1, 100(\$s2)$	$\text{Memory}[\$s2 + 100] = \$s1$	Word from register to memory
	load byte unsigned	lbu	$\$s1, 100(\$s2)$	$\$s1 = \text{Memory}[\$s2 + 100]$	Byte from memory to register
	store byte	sb	$\$s1, 100(\$s2)$	$\text{Memory}[\$s2 + 100] = \$s1$	Byte from register to memory
	load upper immediate	lui	$\$s1, 100$	$\$s1 = 100 * 2^{16}$	Loads constant in upper 16 bits
Conditional branch	branch on equal	beq	$\$s1, \$s2, 25$	if ($\$s1 == \$s2$) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne	$\$s1, \$s2, 25$	if ($\$s1 != \$s2$) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt	$\$s1, \$s2, \$s3$	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; two's complement
	set less than immediate	slti	$\$s1, \$s2, 100$	if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$	Compare < constant; two's complement
	set less than unsigned	sltu	$\$s1, \$s2, \$s3$	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; natural numbers
set less than immediate unsigned	sltiu	$\$s1, \$s2, 100$	if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$	Compare < constant; natural numbers	
Unconditional jump	jump	j	2500	go to 10000	Jump to target address
	jump register	jr	$\$ra$	go to $\$ra$	For switch, procedure return
	jump and link	jal	2500	$\$ra = \text{PC} + 4$; go to 10000	For procedure call


FIGURE 4.43 MIPS architecture revealed thus far. Color indicates the portions revealed since Figure 4.7 on page 228. MIPS machine language is listed on the back endpapers of this book. (page 274)

Representação em ponto flutuante

- Padrão IEEE 754 – normalizado, expoente em excesso 127

$$N = (-1)^S \times 1.M \times 2^E$$

- precisão simples



- precisão dupla



Exponent

Fraction

Represents

$$e = E_{\text{mim}} - 1$$

$$f = 0$$

$$\pm 0$$

$$e = E_{\text{mim}} - 1$$

$$f \neq 0$$

$$0.f \times 2^{E_{\text{mim}}}$$

$$E_{\text{mim}} \leq e \leq E_{\text{max}}$$

$$1.f \times 2^e$$

$$e = E_{\text{max}} + 1$$

$$f = 0$$


$$\pm \infty$$

$$e = E_{\text{max}} + 1$$

$$f \neq 0$$

NaN

- Adição em ponto flutuante



Exemplo: $0,5_{10} + (-0,4375_{10})$

$$0,5_{10} = 0,1_2 = 1,000_2 \times 2^{-1}$$

$$-0,4375_{10} = -0,0111_2 = -1,110_2 \times 2^{-2}$$

Etapas

1. Deslocar à direita a mantissa do número com menor expoente

$$-1,110_2 \times 2^{-2} = -0,111_2 \times 2^{-1}$$

2. Somar as mantissas

$$1,000_2 \times 2^{-1} + (-0,111_2 \times 2^{-1}) = 0,001_2 \times 2^{-1}$$


3. Normalizar o resultado

$$0,001_2 \times 2^{-1} = 1,000_2 \times 2^{-4}$$


4. Arredondar o resultado

$$1,000_2 \times 2^{-4} \rightarrow 0,0625_{10}$$

• **Figura 4.45 – Hardware de adição de ponto flutuante**



- **Multiplicação em ponto flutuante**



Exemplo : $0,5_{10} \times (-0,4375_{10})$

$$0,5_{10} = 0,1_2 = 1,000_2 \times 2^{-1}$$
$$-0,4375_{10} = -0,0111_2 = -1,110_2 \times 2^{-2}$$

Etapas

1. Somar os expoentes

$$-1 + (-2) = -3$$

2. Multiplicar as mantissas

$$-1,110_2 \times 1,000_2 = -1,110_2$$

3. O resultado final

$$-1,110_2 \times 2^{-3} \rightarrow -0,21875$$

- Instruções em ponto flutuante no MIPS
 - adição, simples (*add.s*) - adição, double (*add.d*)
 - subtração, simples (*sub.s*) - subtração, double (*sub.d*)
 - multiplicação, simples (*mul.s*) - multiplicação, double (*mul.d*)
 - divisão, simples (*div.s*) - divisão, double (*div.d*)
 - comparação, simples (*c.x.s*) - comparação, double (*c.x.d*), onde *x* pode ser equal (*eq*), not equal (*neq*), less than (*lt*), less than or equal (*le*), greater than (*gt*) ou greater than or equal (*ge*)
 - branch, true (*bclt*) - branch, false (*bclf*)
- registradores *\$f0, \$f1, \$f2, ...* (32 registradores)

MIPS floating-point operands

Name	Example	Comments
32 floating-point registers	\$f0, \$f1, \$f2,, \$f31	MIPS floating-point registers are used in pairs for double precision numbers.
2 ³⁰ memory words	Memory[0], Memory[4],, Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

MIPS floating-point assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	FP add single	add.s \$f2,\$f4,\$f6	\$f2 = \$f4 + \$f6	FP add (single precision)
	FP subtract single	sub.s \$f2,\$f4,\$f6	\$f2 = \$f4 - \$f6	FP sub (single precision)
	FP multiply single	mul.s \$f2,\$f4,\$f6	\$f2 = \$f4 × \$f6	FP multiply (single precision)
	FP divide single	div.s \$f2,\$f4,\$f6	\$f2 = \$f4 / \$f6	FP divide (single precision)
	FP add double	add.d \$f2,\$f4,\$f6	\$f2 = \$f4 + \$f6	FP add (double precision)
	FP subtract double	sub.d \$f2,\$f4,\$f6	\$f2 = \$f4 - \$f6	FP sub (double precision)
	FP multiply double	mul.d \$f2,\$f4,\$f6	\$f2 = \$f4 × \$f6	FP multiply (double precision)
	FP divide double	div.d \$f2,\$f4,\$f6	\$f2 = \$f4 / \$f6	FP divide (double precision)
Data transfer	load word copr. 1	lwc1 \$f1,100(\$s2)	\$f1 = Memory[\$s2 + 100]	32-bit data to FP register
	store word copr. 1	swc1 \$f1,100(\$s2)	Memory[\$s2 + 100] = \$f1	32-bit data to memory
Conditional branch	branch on FP true	bclt 25	if (cond == 1) go to PC + 4 + 100	PC-relative branch if FP cond.
	branch on FP false	bclf 25	if (cond == 0) go to PC + 4 + 100	PC-relative branch if not cond.
	FP compare single (eq,ne,lt,le,gt,ge)	c.lt.s \$f2,\$f4	if (\$f2 < \$f4) cond = 1; else cond = 0	FP compare less than single precision
	FP compare double (eq,ne,lt,le,gt,ge)	c.lt.d \$f2,\$f4	if (\$f2 < \$f4) cond = 1; else cond = 0	FP compare less than double precision

MIPS floating-point machine language

Name	Format	Example						Comments
add.s	R	17	16	6	4	2	0	add.s \$f2,\$f4,\$f6
sub.s	R	17	16	6	4	2	1	sub.s \$f2,\$f4,\$f6
mul.s	R	17	16	6	4	2	2	mul.s \$f2,\$f4,\$f6
div.s	R	17	16	6	4	2	3	div.s \$f2,\$f4,\$f6
add.d	R	17	17	6	4	2	0	add.d \$f2,\$f4,\$f6
sub.d	R	17	17	6	4	2	1	sub.d \$f2,\$f4,\$f6
mul.d	R	17	17	6	4	2	2	mul.d \$f2,\$f4,\$f6
div.d	R	17	17	6	4	2	3	div.d \$f2,\$f4,\$f6
lwc1	I	49	20	2	100			lwc1 \$f2,100(\$s4)
swc1	I	57	20	2	100			swc1 \$f2,100(\$s4)
bclt	I	17	8	1	25			bclt 25
bclf	I	17	8	0	25			bclf 25
c.lt.s	R	17	16	4	2	0	60	c.lt.s \$f2,\$f4
c.lt.d	R	17	17	4	2	0	60	c.lt.d \$f2,\$f4
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions 32 bits

FIGURE 4.47 MIPS floating-point architecture revealed thus far. See Appendix A, section A.10, on page A-49, for more detail.