

MC404

ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

2010

Prof. Paulo Cesar Centoducatte
Prof. Mario Lúcio Côrtes
Prof. Ricardo Pannain

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 1

MC404

ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

“Organização de Memória e Modos de Endereçamento”

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 2

Organização de Memória e Modos de Endereçamento Sumário

- Organização de Memória do Atmega88
 - Memória de Programa - Flash
 - Memória de Dados
 - SRAM
 - EEPROM
- Modos de Endereçamento

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 3


Table 2-1. Memory Size Summary

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 4



2 - 5

The AVR Status Register







Bit	7	6	5	4	3	2	1	0	
	I	T	H	S	V	N	Z	C	SREG
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

- **Bit 7 - I: Global Interrupt Enable:**
 - Habilita a ocorrência de interrupções. O controle de cada interrupção é realizado por um grupo diferente de registradores, mas se este bit estiver desabilitado, todas as interrupções estarão desabilitadas.
- **Bit 6 - T: Bit Copy Storage:**
 - Operações de cópia de bits (BLD, BST) utilizam este bit como fonte ou destino.
- **Bit 5 - H: Half Carry Flag:**
 - Indica ocorrência de Half Carry (Carry do bit 3 para o 4) em algumas operações aritméticas (útil em aritmética BCD).
- **Bit 4 - S: Sign Bit:**
 - Sempre é um "ou exclusivo" entre o Bit 2 e Bit 3.
- **Bit 3 - V: Two's Complement Overflow Flag:**
 - Indica overflow em operações aritméticas com complemento a 2.
- **Bit 2 - N: Negative Flag:**
 - Indica um resultado negativo em uma operação lógica/aritmética.
- **Bit 1 - Z: Zero Flag:**
 - Indica um resultado igual a zero em uma operação lógica/aritmética.
- **Bit 0 - C: Carry Flag:**
 - Indica ocorrência de carry em uma operação lógica/aritmética.


MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 6



Direct Single Register Addressing




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 13

Direct Register Addressing, Two Registers




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 14

I/O Direct Addressing




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 15

Direct Data Addressing




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 16

Data Indirect with Displacement




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 17

Data Indirect Addressing




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 18

Data Indirect Addressing with Pre-decrement




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 19

Data Indirect Addressing with Post-increment




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 20

Program Memory Constant Addressing




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 21

Program Memory Addressing with Post-increment




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 22

Direct Program Memory Addressing




MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 23


Indirect Program Memory Addressing



MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 24



Conditional Branch Summary						
Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
$Rd > Rr$	$Z \wedge (N \oplus V) = 0$	BRLT ⁽¹⁾	$Rd \leq Rr$	$Z \vee (N \oplus V) = 1$	BRGE*	Signed
$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	$Rd < Rr$	$(N \oplus V) = 1$	BRLT	Signed
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Signed
$Rd \leq Rr$	$Z \wedge (N \oplus V) = 1$	BRGE ⁽¹⁾	$Rd > Rr$	$Z \wedge (N \oplus V) = 0$	BRLT*	Signed
$Rd < Rr$	$(N \oplus V) = 1$	BRLT	$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	Signed
$Rd > Rr$	$C + Z = 0$	BRLO ⁽¹⁾	$Rd \leq Rr$	$C + Z = 1$	BRSH*	Unsigned
$Rd \geq Rr$	$C = 0$	BRSHBRCC	$Rd < Rr$	$C = 1$	BRLOBRCS	Unsigned
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Unsigned
$Rd \leq Rr$	$C + Z = 1$	BRSH ⁽¹⁾	$Rd > Rr$	$C + Z = 0$	BRLO*	Unsigned
$Rd < Rr$	$C = 1$	BRLOBRCS	$Rd \geq Rr$	$C = 0$	BRSHBRCC	Unsigned
Carry	$C = 1$	BRCS	No carry	$C = 0$	BRCC	Simple
Negative	$N = 1$	BRMI	Positive	$N = 0$	BRPL	Simple
Overflow	$V = 1$	BRVS	No overflow	$V = 0$	BRVC	Simple
Zero	$Z = 1$	BREQ	Not zero	$Z = 0$	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr → CP Rr,Rd

MC404 – 2s2010 Organização Básica de Computadores e Linguagem de Montagem 2 - 26

Instruction Set Summary					
Mnemonics	Operands	Description	Operation	Flags	#Clock Note
Arithmetic and Logic Instructions					
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H 1	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H 1	1
ADW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd \leftarrow Rd + 1, Rd + K$	Z,C,N,V,S,H 1	2 ⁽¹⁾
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H 1	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H 1	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H 1	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H 1	1
SBW	Rd, K	Subtract Immediate from Word	$Rd \leftarrow Rd \leftarrow Rd + 1, Rd - K$	Z,C,N,V,S,H 2 ⁽¹⁾	1
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \wedge Rr$	Z,N,V,S 1	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \wedge K$	Z,N,V,S 1	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S 1	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S 1	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S 1	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$	Z,C,N,V,S 1	1
NEG	Rd	Two's Complement	$Rd \leftarrow -Rd$	Z,C,N,V,S,H 1	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S 1	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$	Z,N,V,S 1	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S 1	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S 1	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S 1	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S 1	1
SER	Rd	Set Register	$Rd \leftarrow \sim Rd$	None	1
MUL	Rd,Rr	Multiply Unsigned	$R1,R0 \leftarrow Rd \times Rr (U)$	Z,C 2 ⁽¹⁾	1
MULS	Rd,Rr	Multiply Signed	$R1,R0 \leftarrow Rd \times Rr (S)$	Z,C 2 ⁽¹⁾	1
MULSU	Rd,Rr	Multiply Signed with Unsigned	$R1,R0 \leftarrow Rd \times Rr (SU)$	Z,C 2 ⁽¹⁾	1
FMUL	Rd,Rr	Fractional Multiply Unsigned	$R1,R0 \leftarrow (Rd \times Rr) \ll 1 (U)$	Z,C 2 ⁽¹⁾	1
FMULS	Rd,Rr	Fractional Multiply Signed	$R1,R0 \leftarrow (Rd \times Rr) \ll 1 (S)$	Z,C 2 ⁽¹⁾	1
FMULSU	Rd,Rr	Fractional Multiply Signed with Unsigned	$R1,R0 \leftarrow (Rd \times Rr) \ll 1 (SU)$	Z,C 2 ⁽¹⁾	1

MC404 – 2s2010 Organização Básica de Computadores e Linguagem de Montagem 2 - 27

Branch Instructions					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
LJMP		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	2 ⁽¹⁾
ELJMP		Extended Indirect Jump to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow \text{EIND}$	None	2 ⁽¹⁾
JMP	k	Jump	$PC \leftarrow k$	None	3 ⁽¹⁾
RCALL	k	Relative Call Subroutine	$PC \leftarrow PC + k + 1$	None	3/4 ⁽¹⁾
ICALL		Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	3/4 ⁽¹⁾⁽⁴⁾
EICALL		Extended Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow \text{EIND}$	None	4 ⁽¹⁾⁽⁴⁾
CALL	k	Call Subroutine	$PC \leftarrow k$	None	4/5 ⁽¹⁾⁽⁴⁾
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4/5 ⁽¹⁾
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	1	4/5 ⁽¹⁾
CPSE	Rd,Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	$Rd - Rr$	Z,C,N,V,S,H 1	1
CPC	Rd,Rr	Compare with Carry	$Rd - Rr - C$	Z,C,N,V,S,H 1	1
CPI	Rd,K	Compare with Immediate	$Rd - K$	Z,C,N,V,S,H 1	1
SBRC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register Set	$\text{if } (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	A, b	Skip if Bit in I/O Register Cleared	$\text{if } (I/O(A,b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	A, b	Skip if Bit in I/O Register Set	$\text{if } (I/O(A,b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG(s)=1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG(s)=0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2

MC404 – 2s2010 Organização Básica de Computadores e Linguagem de Montagem 2 - 28

BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 29

ADC – Add with Carry

Description:

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.

Operation:

$$Rd \leftarrow Rd + Rr + C$$

Syntax: **Operands:** **Program Counter:**

ADC Rd,Rr $0 \leq d \leq 31, 0 \leq r \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

0001	11rr	dddd	ffff
------	------	------	------

Status Register (SREG) Boolean Formula:

I	T	H	S	V	N	Z	C
—	—	↔	↔	↔	↔	↔	↔

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 30

ADD – Add without Carry

Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

(i) Operation:
 $Rd \leftarrow Rd + Rr$

(ii) Syntax: Operands: Program Counter:
ADD Rd,Rr $0 \leq d \leq 31, 0 \leq r \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

0000	11rd	dddd	rrrr
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	↔	↔	↔	↔	↔	↔

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 31

ADIW – Add Immediate to Word

Description:

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

(i) Operation:
 $Rd+1:Rd \leftarrow Rd+1:Rd + K$

(ii) Syntax: Operands: Program Counter:
ADIW Rd+1:Rd,K $d \in \{24,26,28,30\}, 0 \leq K \leq 63$ $PC \leftarrow PC + 1$

16-bit Opcode:

1001	0110	RRdd	KKKK
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	↔	↔	↔	↔	↔

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem


2 - 32

ASR – Arithmetic Shift Right

Description:

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.

Operation:



(ii) Syntax: Operands: Program Counter:
ASR Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

1001	0104	dddd	0101
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	↔	↔	↔	↔	↔

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem


2 - 33

LSR – Logical Shift Right

Description:

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.

Operation:



(ii) Syntax: Operands: Program Counter:
LSR Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

1001	0104	dddd	0110
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	↔	↔	0	↔	↔

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem


2 - 34

LSL – Logical Shift Left

Description:

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C Flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

Operation:



(ii) Syntax: Operands: Program Counter:
LSL Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode: (see ADD Rd,Rd)

0000	11dd	dddd	dddd
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	↔	↔	↔	↔	↔	↔

MC404 – 2s2010

Organização Básica de Computadores e Linguagem de Montagem

2 - 35

ROL – Rotate Left through Carry

Description:

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

Operation:



(ii) Syntax: Operands: Program Counter:
ROL Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode: (see ADC Rd,Rd)

0001	11dd	dddd	dddd
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	↔	↔	↔	↔	↔	↔

MC404 – 2s2010


Organização Básica de Computadores e Linguagem de Montagem

2 - 36

ROR – Rotate Right through Carry

Description:

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.



Syntax: ROR Rd
(i) Operands: 0 ≤ d ≤ 31
Program Counter: PC ← PC + 1

16-bit Opcode:

1001	010d	dddd	0111
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
–	–	–	↔	↔	↔	↔	↔