

MC404

ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

2009

Prof. Paulo Cesar Centoducatte
ducatte@ic.unicamp.br
www.ic.unicamp.br/~ducatte

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 1

MC404

ORGANIZAÇÃO BÁSICA DE COMPUTADORES E LINGUAGEM DE MONTAGEM

“Organização de Memória e Modos de Endereçamento”

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 2


Organização de Memória e Modos de Endereçamento Sumário

- Organização de Memória do Atmega88
 - Memória de Programa - Flash
 - Memória de Dados
 - SRAM
 - EEPROM
- Modos de Endereçamento

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 3



MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 4

The AVR Status Register - SREG - is defined as:

Bit	7	6	5	4	3	2	1	0	
	I	T	H	S	V	N	Z	C	SREG
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 5







Figure 4-2. AVR CPU General Purpose Working Registers







	7	0	Addr.	
General Purpose Working Registers	R0		0x00	
	R1		0x01	
	R2		0x02	
	...			
	R13		0x0D	
	R14		0x0E	
	R15		0x0F	
	R16		0x10	
	R17		0x11	
	...			
	R28		0x1A	X-register Low Byte
	R27		0x1B	X-register High Byte
	R28		0x1C	Y-register Low Byte
	R29		0x1D	Y-register High Byte
	R30		0x1E	Z-register Low Byte
	R31		0x1F	Z-register High Byte

MC404 – 2s2009


Organização Básica de Computadores e Linguagem de Montagem

2 - 6





Data Indirect Addressing with Post-increment




MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 19

Program Memory Constant Addressing




LPM, ELPM, and SPM

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 20

Program Memory Addressing with Post-increment




LPM Z+ and ELPM Z+

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 21

Direct Program Memory Addressing




JMP and CALL

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 22

Indirect Program Memory Addressing




IJMP and ICALL

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 23

Relative Program Memory Addressing



RJMP and RCALL

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 24

Conditional Branch Summary						
Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
$Rd > Rr$	$Z \wedge (N \oplus V) = 0$	BRLT ⁽¹⁾	$Rd \leq Rr$	$Z \wedge (N \oplus V) = 1$	BRGE*	Signed
$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	$Rd < Rr$	$(N \oplus V) = 1$	BRLT	Signed
$Rd > Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Signed
$Rd \leq Rr$	$Z \wedge (N \oplus V) = 1$	BRGT ⁽¹⁾	$Rd > Rr$	$Z \wedge (N \oplus V) = 0$	BRLT*	Signed
$Rd < Rr$	$(N \oplus V) = 1$	BRLT	$Rd \geq Rr$	$(N \oplus V) = 0$	BRGE	Signed
$Rd > Rr$	$C + Z = 0$	BRLO ⁽¹⁾	$Rd \leq Rr$	$C + Z = 1$	BRSH*	Unsigned
$Rd \geq Rr$	$C = 0$	BRSHBRCC	$Rd < Rr$	$C = 1$	BRLOBRCS	Unsigned
$Rd = Rr$	$Z = 1$	BREQ	$Rd \neq Rr$	$Z = 0$	BRNE	Unsigned
$Rd \leq Rr$	$C + Z = 1$	BRSH ⁽¹⁾	$Rd > Rr$	$C + Z = 0$	BRLO*	Unsigned
$Rd < Rr$	$C = 1$	BRLOBRCS	$Rd \geq Rr$	$C = 0$	BRSHBRCC	Unsigned
Carry	$C = 1$	BRCS	No carry	$C = 0$	BRCC	Simple
Negative	$N = 1$	BRMI	Positive	$N = 0$	BRPL	Simple
Overflow	$V = 1$	BRVS	No overflow	$V = 0$	BRVC	Simple
Zero	$Z = 1$	BREQ	Not zero	$Z = 0$	BRNE	Simple

Note: 1. Interchange Rd and Rr in the operation before the test, i.e., $CP\ Rr,Rd \rightarrow CP\ Rd,Rd$

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 25

Instruction Set Summary					Flags	#Clock Note
Mnemonic	Operands	Description	Operation	Arithmetic and Logic Instructions		
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$		Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$		Z,C,N,V,S,H	1
ADIW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + Rd + 1; Rd \leftarrow K$		Z,C,N,V,S	2 ⁽¹⁾
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$		Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$		Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$		Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$		Z,C,N,V,S,H	1
SBW	Rd, K	Subtract Immediate from Word	$Rd \leftarrow Rd - Rd + 1; Rd \leftarrow K$		Z,C,N,V,S	2 ⁽¹⁾
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \wedge Rr$		Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \wedge K$		Z,N,V,S	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$		Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$		Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$		Z,N,V,S	1
COM	Rd	One's Complement	$Rd \leftarrow \sim Rd$		Z,C,N,V,S	1
NEG	Rd	Two's Complement	$Rd \leftarrow \sim Rd + 1$		Z,C,N,V,S,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$		Z,N,V,S	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$		Z,N,V,S	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$		Z,N,V,S	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$		Z,N,V,S	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$		Z,N,V,S	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \wedge \sim Rd$		Z,N,V,S	1
SR	Rd	Set Register	$Rd \leftarrow \sim Rd$		None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr\ (UU)$		Z,C	2 ⁽¹⁾
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr\ (SS)$		Z,C	2 ⁽¹⁾
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr\ (SU)$		Z,C	2 ⁽¹⁾
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \times 1\ (UU)$		Z,C	2 ⁽¹⁾
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \times 1\ (SS)$		Z,C	2 ⁽¹⁾
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \times 1\ (SU)$		Z,C	2 ⁽¹⁾

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 26

Branch Instructions						
JUMP	x	Relative Jump	$PC \leftarrow PC + x + 1$	None	2	
JUMPL	x	Extended Relative Jump to (Z)	$PC(15:0) \leftarrow Z; PC(21:16) \leftarrow 0$	None	3, 2 ⁽¹⁾	
JSMP	x	Jump	$PC \leftarrow x$	None	3 ⁽¹⁾	
ICALL	x	Relative Call Subroutine	$PC \leftarrow PC + x + 1$	None	3, 4 ⁽¹⁾	
ICALL	x	Indirect Call to (Z)	$PC(15:0) \leftarrow Z; PC(21:16) \leftarrow 0$	None	3, 4, 2 ⁽¹⁾	
ICALL	x	Extended Indirect Call to (Z)	$PC(15:0) \leftarrow Z; PC(21:16) \leftarrow \sim Z$	None	4, 2 ⁽¹⁾	
CALL	x	Call Subroutine	$PC \leftarrow x$	None	4, 5 ⁽¹⁾	
RET		Subroutine Return	$PC \leftarrow STACK$	None	4, 5 ⁽¹⁾	
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4, 5 ⁽¹⁾	
CPSE	Rd, Rr	Compare Skip if Equal	$\text{if } (Rd \oplus Rr) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1, 2, 3	
CP	Rd, Rr	Compare	$Rd - Rr$	Z,C,N,V,S,H	1	
CPD	Rd, Rr	Compare with Carry	$Rd - Rr - C$	Z,C,N,V,S,H	1	
CPD	Rd, Rr	Compare with Immediate	$Rd - K$	Z,C,N,V,S,H	1	
SBRC	Rd, 0	Skip if Bit in Register Cleared	$\text{if } (Rd[0]) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1, 2, 3	
SBRS	Rd, 0	Skip if Bit in Register Set	$\text{if } (Rd[0]) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1, 2, 3	
SBRC	A, 0	Skip if Bit in I/O Register Cleared	$\text{if } (IOA[0]) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1, 2, 3	
SBRS	A, 0	Skip if Bit in I/O Register Set	$\text{if } (IOA[0]) \text{ then } PC \leftarrow PC + 2 \text{ or } 3$	None	1, 2, 3	
BRBS	A, x	Branch if Status Flag Set	$\text{if } (SREG[x]) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRBC	A, x	Branch if Status Flag Cleared	$\text{if } (\sim SREG[x]) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BREQ	x	Branch if Equal	$\text{if } (Z = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRNE	x	Branch if Not Equal	$\text{if } (Z = 0) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRSH	x	Branch if Carry Set	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRSC	x	Branch if Carry Cleared	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRSH	x	Branch if Same or Higher	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRLO	x	Branch if Lower	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRW	x	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRPL	x	Branch if Plus	$\text{if } (N = 0) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRSH	x	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRLT	x	Branch if Less Than, Signed	$\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRBS	x	Branch if Bit Flag Set	$\text{if } (B[x]) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRBC	x	Branch if Bit Flag Cleared	$\text{if } (\sim B[x]) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRFS	x	Branch if Flag Set	$\text{if } (F[x]) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRFC	x	Branch if Flag Cleared	$\text{if } (\sim F[x]) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRVS	x	Branch if Overflow Flag Set	$\text{if } (V = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRVC	x	Branch if Overflow Flag Cleared	$\text{if } (V = 0) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	
BRNE	x	Branch if Interrupt Enabled	$\text{if } (I = 1) \text{ then } PC \leftarrow PC + x + 1$	None	1, 2	

MC4

2 - 27

ADC – Add with Carry

Description:

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr + C$

Syntax:

(i) $ADC\ Rd, Rr$ $0 \leq d \leq 31, 0 \leq r \leq 31$

Program Counter:

$PC \leftarrow PC + 1$

16-bit Opcode:

0001 11xx dddd zzzz

Status Register (SREG) Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 28

ADD – Add without Carry

Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr$

Syntax:

(i) $ADD\ Rd, Rr$ $0 \leq d \leq 31, 0 \leq r \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

0000 11xx dddd zzzz

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 29

ADIW – Add Immediate to Word

Description:

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i) $Rd \leftarrow Rd + Rd + 1; Rd \leftarrow K$

Syntax:

(i) $ADIW\ Rd \leftarrow Rd, K$ $d \in \{24, 28, 32, 36\}, 0 \leq K \leq 63$

Program Counter:

$PC \leftarrow PC + 1$

16-bit Opcode:

1001 0110 KKKK

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

MC404 – 2s2009

Organização Básica de Computadores e Linguagem de Montagem

2 - 30

ASR – Arithmetic Shift Right

Description:

Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.

Operation:



Syntax: ASR Rd
Operands: $0 \leq d \leq 31$
Program Counter: $PC \leftarrow PC + 1$

16-bit Opcode:

1001	0100	0000	0101
------	------	------	------

Status Register (SREG) and Boolean Formula:


I	T	H	S	V	N	Z	C
-	-	-	=	=	=	=	=

LSR – Logical Shift Right

Description:

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.

Operation:



Syntax: LSR Rd
Operands: $0 \leq d \leq 31$
Program Counter: $PC \leftarrow PC + 1$

16-bit Opcode:

1001	0100	0000	0111
------	------	------	------

Status Register (SREG) and Boolean Formula:


I	T	H	S	V	N	Z	C
-	-	-	=	=	0	=	=

LSL – Logical Shift Left

Description:

Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded into the C Flag of the SREG. This operation effectively multiplies signed and unsigned values by two.

Operation:



Syntax: LSL Rd
Operands: $0 \leq d \leq 31$
Program Counter: $PC \leftarrow PC + 1$

16-bit Opcode: (see ADD Rd, Rd)


0000	1100	0000	0000
------	------	------	------

ROL – Rotate Left through Carry

Description:

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

Operation:



Syntax: ROL Rd
Operands: $0 \leq d \leq 31$
Program Counter: $PC \leftarrow PC + 1$

16-bit Opcode: (see ADD Rd, Rd)

0001	1100	0000	0000
------	------	------	------

Status Register (SREG) and Boolean Formula:


I	T	H	S	V	N	Z	C
-	-	=	=	=	=	=	=

ROR – Rotate Right through Carry

Description:

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.

Operation:



Syntax: ROR Rd
Operands: $0 \leq d \leq 31$
Program Counter: $PC \leftarrow PC + 1$

16-bit Opcode:

1001	0100	0000	0111
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	=	=	=	=	=