

Ca	iche	E	am	ple
	-block nitial st		word/	block, direct mapped
	Index	V	Tag	Data
	000	Ν		
	001	Ν		
	010	Ν		
	011	Ν		
	100	Ν		
	101	Ν		
	110	Ν		
	111	Ν		
MK	(°		Chapte	er 5 — Large and Fast: Exploiting Memory Hierarchy — 9


		am		,	
Word	addr	Binary	addr	Hit/miss	Cache block
22	2	10 11	10	Miss	110
000 001	N N				
Index	V	Tag	Dat	а	
001	N				
010	N				
100	N				
101	Ν				
110	Υ	10	Me	m[10110]	
111	N				


Word	addr	Binary	addr	Hit/miss	Cache block
26	6	11 0	10	Miss	010
000	Ν				
Index	V	Tag	Da	ta	
001	Ν				
010	Υ	11	Me	m[11010]	
011	Ν				
100	Ν				
101	Ν				
110	Y	10	Me	m[10110]	
111	Ν				


		1			
Word		Binary		Hit/miss	Cache block
22	2	10 11	10	Hit	110
26	6	11 01	10	Hit	010
Index	V	Tag	Dat	a	
000	Ν	Ű			
001	Ν				
010	Y	11	Me	m[11010]	
011	Ν				
100	Ν				
101	Ν				
110	Y	10	Me	m[10110]	
111	N				


che	E	kam	ple)	
Word	addr	Binary	addr	Hit/miss	Cache block
16	6	10 0		Miss	000
3		00 0)11	Miss	011
16	6	10 0	00	Hit	000
Index	V	Tag	Dat	a	
000	Υ	10	Me	m[10000]	
001	Ν				
010	Y	11	Me	m[11010]	
011	Υ	00	Me	m[00011]	
100	Ν				
101	Ν				
110	Υ	10	Me	m[10110]	
111	Ν				


Ca	che	E	amp	le)		
	Worda	addr	Binary ac	ddr	Hit/miss	Cache block	
	18		10 010)	Miss	010	
	Index	v	Tag	Dat	a		T
	000	Y	10	Me	m[10000]		ł
	001	Ν					
	010	Y	10	Ме	m[10010]		
	011	Υ	00	Me	m[00011]		Ī
	100	Ν					Ī
	101	Ν					
	110	Υ	10	Me	m[10110]		Ī
	111	Ν					I
MK	8		Chapter 5	— Lar	ge and Fast: E	xploiting Memory	- Hierarchy — 14





































































































The Memory Hierarchy

The BIG Picture

 Common principles apply at all levels of the memory hierarchy


Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 60


Based on notions of caching

- At each level in the hierarchy
 - Block placement
 - Finding a block
 - Replacement on a miss
 - Write policy


Chapter 5 — Large and Fast: Exploiting Memory Hierarchy


Block Placement	Finding a	Block	
 Determined by associativity Direct mapped (1-way associative) 	Associativity Direct mapped	Location method Index	Tag comparison
 One choice for placement n-way set associative 	n-way set associative	Set index, then search entries within the set	n #ontrion
 n choices within a set 	Fully associative	Search all entries Full lookup table	#entries 0
 Fully associative Any location Higher associativity reduces miss rate Increases complexity, cost, and access time 	Virtual memory	arisons to reduce cost y up makes full associati	vity feasible
Chapter 5 — Large and Fast: Exploiting Memory Hierarchy — 61		Chapter 5 — Large and Fast: Explo	ting Memory Hierarchy








Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.


















_	 Su ad 	che Cohe ppose two CPU dress space Write-through cach	cores sha			§5.8 Parallelism and Me
	Time step	Event	CPU A's cache	CPU B's cache	Memory	emory Hi
	0				0	erarc
	1	CPU A reads X	0		0	chies
	2	CPU B reads X	0	0	0	Cac
	3	CPU A writes 1 to X	1	0	1	he Co
	46	Chapte	er 5 — Large and F	-ast: Exploiting Me	emory Hierarchy — 1	pherence 75









2-Lev	el TLB Organ	ization
	Intel Nehalem	AMD Opteron X4
Virtual addr	48 bits	48 bits
Physical addr	44 bits	48 bits
Page size	4KB, 2/4MB	4KB, 2/4MB
L1 TLB (per core)	L1 I-TLB: 128 entries for small pages, 7 per thread (2×) for large pages L1 D-TLB: 64 entries for small pages, 32 for large pages Both 4-way, LRU replacement	L1 I-TLB: 48 entries L1 D-TLB: 48 entries Both fully associative, LRI replacement
L2 TLB (per core)	Single L2 TLB: 512 entries 4-way, LRU replacement	L2 I-TLB: 512 entries L2 D-TLB: 512 entries Both 4-way, round-robin L
TLB misses	Handled in hardware	Handled in hardware

3-Le	vel Cache Org	ganization
	Intel Nehalem	AMD Opteron X4
L1 caches (per core)	L1 I-cache: 32KB, 64-byte blocks, 4-way, approx LRU replacement, hit time n/a L1 D-cache: 32KB, 64-byte blocks, 8-way, approx LRU replacement, write- back/allocate, hit time n/a	L1 I-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, hit time 3 cycles L1 D-cache: 32KB, 64-byte blocks, 2-way, LRU replacement, write- back/allocate, hit time 9 cycles
L2 unified cache (per core)	256KB, 64-byte blocks, 8-way, approx LRU replacement, write- back/allocate, hit time n/a	512KB, 64-byte blocks, 16-way approx LRU replacement, write back/allocate, hit time n/a
L3 unified cache (shared)	8MB, 64-byte blocks, 16-way, replacement n/a, write- back/allocate, hit time n/a	2MB, 64-byte blocks, 32-way, replace block shared by fewest cores, write-back/allocate, hit time 32 cycles
n/a: data no	t available	

