Format
R
R
1
1
1
1
1
1

THE R. P. LEWIS CO., LANSING, MICH. 49-14039-1-120-1-120-1-120-1-120-1-120-1-120-1-120-1-120-1-120-1-120-1-120		Frequency	
	HLL correspondence	Integer	Ft. pt.
MIPS examples		16%	48%
add, sub, addi	Operations in assignment statements	35%	36%
lw. sw. lb. lbu. lh.	References to data structures, such as arrays	30%	
nd, or, nor, andi, ori,	Operations in assignment statements	12%	4%
sll, srl	Waterbarre and loons	34%	8%
onal branch beq. bne. sit. siti.			
	Procedure calls, returns, and case/switch statements	2%	0%
	lhu, sb, lui d, or, nor, andi, ori, sll, srl	add, sub, addi Operations in assignment statements References to data structures, such as arrays Inu, sb, lui Operations in assignment statements Operations in assignment statements If statements and loops Sliu Decadure calls returns and case/switch statements	MIPS examples HEL correspondence add, sub, addi Operations in assignment statements 16% Iw, sw, lb, lbu, lh, lnu, sb, lui References to data structures, such as arrays 35% id, or, nor, andi, ori, sll, srl Operations in assignment statements 12% beq, bne, slt, slti, sltiu If statements and loops 34% Perceive cells returns and case/switch statements 2%

FIGURE 2.45 MIPS instruction classes, examples, correspondence to high-level program language constructs, and percentage of MIPS instructions executed by category for the average SPEC2006 benchmarks. Figure 3.26 in Chapter 3 hows average percentage of the individual MIPS instructions executed.



Historical Perspective and Further Reading

This section surveys the history of instruction set architectures (ISAs) over time, and we give a short history of programming languages and compilers. ISAs include accumulator architectures, general-purpose register architectures, stack architectures, and a brief history of ARM and the x86. We also review the controversial subjects of high-level-language computer architectures and reduced instruction set computer architectures. The history of programming languages includes Fortran, Lisp, Algol, C, Cobol, Pascal, Simula, Smalltalk, C++, and Java, and the history of compilers includes the key milestones and the pioneers who achieved them. The rest of this section is on the CD.

instructions describes the s chapter. The at the front of

Exercises

Contributed by John Oliver of Cal Poly, San Luis Obispo, with contributions from Nicole Kaiyan (University of Adelaide) and Milos Prvulovic (Georgia Tech)

Appendix B describes the MIPS simulator, which is helpful for these exercises. Although the simulator accepts pseudoinstructions, try not to use pseudoinstructions for any exercises that ask you to produce MIPS code. Your goal should be to learn the real MIPS instruction set, and if you are asked to count instructions, your count should reflect the actual instructions that will be executed and not the pseudoinstructions.

There are some cases where pseudoinstructions must be used (for example, the la instruction when an actual value is not known at assembly time). In many cases,

they are quite convenient and result in more readable code (for example, the li and move instructions). If you choose to use pseudoinstructions for these reasons, please add a sentence or two to your solution stating which pseudoinstructions you have used and why.

Exercise 2.1

The following problems deal with translating from C to MIPS. Assume that the variables g, h, i, and j are given and could be considered 32-bit integers as declared in a C program.

a.
$$f = g + h + i + j$$
;
b. $f = g + (h + 5)$;

2.1.1 [5] <2.2> For the C statements above, what is the corresponding MIPS assembly code? Use a minimal number of MIPS assembly instructions.

2.1.2 [5] <2.2> For the C statements above, how many MIPS assembly instructions are needed to perform the C statement?

2.1.3 [5] <2.2> If the variables f, g, h, i, and j have values 1, 2, 3, 4, and 5, respectively, what is the end value of f?

The following problems deal with translating from MIPS to C. Assume that the variables g, h, i, and j are given and could be considered 32-bit integers as declared in a C program.

a.	add	f,	g.	h
b.	addi	f.	f.	1
	add	f.	g.	h

2.1.4 [5] <2.2> For the MIPS statements above, what is a corresponding C statement?

2.1.5 [5] <2.2> If the variables f, g, h, and i have values 1, 2, 3, and 4, respectively, what is the end value of f?

Exercise 2.2

The following problems deal with translating from C to MIPS. Assume that the variables g, h, \bar{i} , and \bar{j} are given and could be considered 32-bit integers as declared in a C program.

a. f **b.** f

2.2.1 assemt

2.2.2 tions a

2.2.3 what is

The fol exercise 32-bit i

a. ad
b. su
ad

2.2.4 [statement

2.2.5 [what is t

Exerc

The folk variables in a C pr

a. f = **b.** f =

2.3.1 [5 assembly

2.3.2 [5 tions are

e, the li reasons, ructions

that the declared

ıg MIPS

instruc-

, and 5,

that the declared

onding

ectively,

that the declared

```
a. f = f + f + j;
b. f = g + (j + 2);
```

- **2.2.1** [5] <2.2> For the C statements above, what is the corresponding MIPS assembly code? Use a minimal number of MIPS assembly instructions.
- **2.2.2** [5] <2.2> For the C statements above, how many MIPS assembly instructions are needed to perform the C statement?
- **2.2.3** [5] <2.2> If the variables f, g, h, and f have values 1, 2, 3, and 4, respectively, what is the end value of f?

The following problems deal with translating from MIPS to C. For the following exercise, assume that the variables g, h, i, and j are given and could be considered 32-bit integers as declared in a C program.

- **2.2.4** [5] <2.2> For the MIPS statements above, what is a corresponding C statement?
- **2.2.5** [5] <2.2> If the variables f, g, h, and i have values 1, 2, 3, and 4, respectively, what is the end value of f?

Exercise 2.3

The following problems deal with translating from C to MIPS. Assume that the variables g, h, i, and j are given and could be considered 32-bit integers as declared in a C program.

- **2.3.1** [5] <2.2> For the C statements above, what is the corresponding MIPS assembly code? Use a minimal number of MIPS assembly instructions.
- **2.3.2** [5] <2.2> For the C statements above, how many MIPS assembly instructions are needed to perform the C statement?

2.3.3 [5] <2.2> If the variables f, g, h, i, and j have values 1, 2, 3, 4, and 5, respectively, what is the end value of f?

The following problems deal with translating from MIPS to C. Assume that the variables g, h, i, and j are given and could be considered 32-bit integers as declared in a C program.

a.	add f,	-g, h	
	addi h,	f. 1	
	sub f.	g, h	

2.3.4 [5] <2.2> For the MIPS statements above, what is a corresponding C statement?

2.3.5 [5] <2.2> If the variables f, g, h, and f have values 1, 2, 3, and 4, respectively, what is the end value of f?

Exercise 2.4

The following problems deal with translating from C to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers \$50, \$51, \$52, \$53, and \$54, respectively. Assume that the base address of the arrays A and B are in registers \$56 and \$57, respectively.

a.	f = g + h + B[4];	
b.	f = g - A[B[4]];	

2.4.1 [10] <2.2, 2.3> For the C statements above, what is the corresponding MIPS assembly code?

2.4.2 [5] <2.2, 2.3> For the C statements above, how many MIPS assembly instructions are needed to perform the C statement?

2.4.3 [5] <2.2, 2.3> For the C statements above, how many different registers are needed to carry out the C statement?

The following problems deal with translating from MIPS to C. Assume that the variables f, g, h, i, and j are assigned to registers \$50, \$51, \$52, \$53, and \$54, respectively. Assume that the base address of the arrays A and B are in registers \$56 and \$57, respectively.

a.

2.4.4 corres


b.

assem to carr

2.4.6 bly as number

Exer

In the contex in mer



2.5.1 to sort memor C varial machin

code to est men base add

nd 5,

at the

nding

tively,

at the | \$s4, s \$s6

MIPS

embly

ers are

at the 1 \$54, 's \$56

b.	lw \$s0, 4(\$s6)				
	add \$s0, \$s0, add \$s0, \$s0, add \$s0, \$s0, add \$s0, \$s0,	\$52 \$53				
-		S 12		MANUEL -		

2.4.4 [10] <2.2, 2.3> For the MIPS assembly instructions above, what is the corresponding C statement?

2.4.5 [5] <2.2, 2.3> For the MIPS assembly instructions above, rewrite the assembly code to minimize the number of MIPS instructions (if possible) needed to carry out the same function.

2.4.6 [5] <2.2, 2.3> How many registers are needed to carry out the MIPS assembly as written above? If you could rewrite the code above, what is the minimal number of registers needed?

Exercise 2.5

In the following problems, we will be investigating memory operations in the context of a MIPS processor. The table below shows the values of an array stored in memory.

a.	Address	Data	
555.00	12	1	
	8	6	
	4	4	
	0	2	
b.	Address	Data	
	16	1	
	12	2	
	8	3	
	4	4	
	0	5	

2.5.1 [10] <2.2, 2.3> For the memory locations in the table above, write C code to sort the data from lowest-to-highest, placing the lowest value in the smallest memory location shown in the figure. Assume that the data shown represents the Cvariable called Array, which is an array of type int. Assume that this particular machine is a byte-addressable machine and a word consists of 4 bytes.

2.5.2 [10] <2.2, 2.3> For the memory locations in the table above, write MIPS code to sort the data from lowest-to-highest, placing the lowest value in the smallest memory location. Use a minimum number of MIPS instructions. Assume the base address of Array is stored in register \$56.

2.5.3 [5] <2.2, 2.3> To sort the array above, how many instructions are required for the MIPS code? If you are not allowed to use the immediate field in \(\text{\text{\text{w}}} \) and \(\text{\text{\text{s}}} \) instructions, how many MIPS instructions do you need?

The following problems explore the translation of hexadecimal numbers to other number formats.

a.	0x12345678
b.	0xbeadf00d

2.5.4 [5] <2.3> Translate the hexadecimal numbers above into decimal.

2.5.5 [5] <2.3> Show how the data in the table would be arranged in memory of a little-endian and a big-endian machine. Assume the data is stored starting at address 0.

Exercise 2.6

The following problems deal with translating from C to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers \$50, \$51, \$52, \$53, and \$54, respectively. Assume that the base address of the arrays A and B are in registers \$56 and \$57, respectively.

2.6.1 [10] <2.2, 2.3> For the C statements above, what is the corresponding MIPS assembly code?

2.6.2 [5] <2.2, 2.3> For the C statements above, how many MIPS assembly instructions are needed to perform the C statement?

2.6.3 [5] <2.2, 2.3> For the C statements above, how many registers are needed to carry out the C statement using MIPS assembly code?

The following problems deal with translating from MIPS to C. Assume that the variables f, g, h, i, and j are assigned to registers \$50, \$51, \$52, \$53, and \$54, respectively. Assume that the base address of the arrays A and B are in registers \$56 and \$57, respectively.

b.

2.6.4 corre

2.6. \$ \$ 1, that r value

Find

rt fiel R-typ

Exe

The f

a. b.

2.7.1 assum

2.7.2 assum s are required in \www.and sw

bers to other

mal.

l in memory d starting at

me that the 3, and \$54, egisters \$56

nding MIPS

'S assembly

are needed

me that the 3, and \$54, gisters \$56

a.	add \$s0, \$s0, \$s1 add \$s0, \$s3, \$s2 add \$s0, \$s0, \$s3	
b.	addi \$s6, \$s6, -20 add \$s6, \$s6, \$s1 lw \$s0, 8(\$s6)	

- **2.6.4** [5] <2.2, 2.3> For the MIPS assembly instructions above, what is the corresponding C statement?
- **2.6.5** [5] <2.2, 2.3> For the MIPS assembly above, assume that the registers \$\$0, \$\$1, \$\$2, \$\$3, contain the values 10, 20, 30, and 40, respectively. Also, assume that register \$\$6 contains the value 256, and that memory contains the following values:

Address	Value
256	100
260	200
264	300

Find the value of \$50 at the end of the assembly code.

2.6.6 [10] <2.3, 2.5> For each MIPS instruction, show the value of the op, rs, and rt fields. For I-type instructions, show the value of the immediate field, and for the R-type instructions, show the value of the rd field.

Exercise 2.7

The following problems explore number conversions from signed and unsigned binary number to decimal numbers.

a.	1010	1101	0001	0000	0000	0000	0000	0010 _{two}
b.	1111	1111	1111	1111	1011	0011	0101	0011 _{two}

- **2.7.1** [5] <2.4> For the patterns above, what base 10 number does it represent, assuming that it is a two's complement integer?
- **2.7.2** [5] <2.4> For the patterns above, what base 10 number does it represent, assuming that it is an unsigned integer?

2.7.3 [5] <2.4> For the patterns above, what hexadecimal number does it represent?

The following problems explore number conversions from decimal to signed and unsigned binary numbers.

a.	2147483647 _{tes}
b.	1000 _{ten}

- **2.7.4** [5] <2.4> For the base ten numbers above, convert to two's complement binary.
- **2.7.5** [5] <2.4> For the base ten numbers above, convert to two's complement hexadecimal.
- **2.7.6** [5] <2.4> For the base ten numbers above, convert the negated values from the table to two's complement hexadecimal.

Exercise 2.8

The following problems deal with sign extension and overflow. Registers \$50 and \$51 hold the values as shown in the table below. You will be asked to perform a MIPS operation on these registers and show the result.

2.8.1 [5] <2.4> For the contents of registers \$50 and \$51 as specified above, what is the value of \$t0 for the following assembly code:

Is the result in \$10 the desired result, or has there been overflow?

2.8.2 [5] <2.4> For the contents of registers \$50 and \$51 as specified above, what is the value of \$t0 for the following assembly code:

Is the result in \$±0 the desired result, or has there been overflow?

2.8 is th

Is th

In tl regi belc

a. b.

2.8 For

2.8 For

2.8. For

The

eval

a. b.

give over

give over **2.8.3** [5] <2.4> For the contents of registers \$50 and \$51 as specified above, what is the value of \$t0 for the following assembly code:

```
add $t0, $s0, $s1 add $t0. $t0, $s0
```

does it

ned and

plement

olement

ies from

\$50 and

rform a

ve, what

ve, what

Is the result in \$t0 the desired result, or has there been overflow?

In the following problems, you will perform various MIPS operations on a pair of registers, \$50 and \$51. Given the values of \$50 and \$51 in each of the questions below, state if there will be overflow.

a.	add	\$50.	\$50,	\$s1
b	sub	\$50	\$s0.	\$ < 1
	sub	\$50.	\$50.	\$ 5 1

2.8.4 [5] <2.4> Assume that register \$s0 = 0x70000000 and \$s1 = 0x10000000. For the table above, will there be overflow?

2.8.5 [5] <2.4> Assume that register \$50 = 0x40000000 and \$51 = 0x20000000. For the table above, will there be overflow?

Exercise 2.9

The table below contains various values for register \$51. You will be asked to evaluate if there would be overflow for a given operation.

```
a. 2147483647<sub>ten</sub>
b. 0xD00000000<sub>si*teen</sub>
```

2.9.1 [5] <2.4> Assume that register \$\$0 = 0x70000000 and \$\$1 has the value as given in the table. If the instruction: add \$\$0, \$\$0, \$\$1 is executed, will there be overflow?

2.9.2 [5] <2.4> Assume that register \$\$0 = 0x80000000 and \$\$1 has the value as given in the table. If the instruction: sub \$\$0, \$\$0, \$\$1 is executed, will there be overflow?

The table below contains various values for register \$51. You will be asked to evaluate if there would be overflow for a given operation.

a.	1010	1101	0001	0000	0000	0000	0000	0010 _{two}
b.	1111	1111	1111	1111	1011	0011	0101	0011 _{two}

2.9.4 [5] <2.4> Assume that register \$50 = 0x70000000 and \$51 has the value as given in the table. If the instruction: add \$50, \$50, \$51 is executed, will there be overflow?

2.9.5 [5] <2.4> Assume that register \$50 = 0x70000000 and \$51 has the value as given in the table. If the instruction: add \$50,\$50,\$51 is executed, what is the result in hex?

2.9.6 [5] <2.4> Assume that register \$50 = 0x70000000 and \$51 has the value as given in the table. If the instruction: add \$50, \$50, \$51 is executed, what is the result in base ten?

Exercise 2.10

In the following problems, the data table contains bits that represent the opcode of an instruction. You will be asked to translate the entries into assembly code and determine what format of MIPS instruction the bits represent.

a.	1010	1110	0000	1011	0000	0000	0000	0100 _{two}
b.	1000	1101	0000	1000	0000	0000	0100	0000 _{two}

2.10.1 [5] <2.5> For the binary entries above, what instruction do they represent?

2.10.2 [5] <2.5> What type (I-type, R-type) instruction do the binary entries above represent?

2.10.3 [5] <2.4, 2.5> If the binary entries above were data bits, what number would they represent in hexadecimal?

In the fc asked to MIPS in

	-
a.	ad:
b.	1w

2.10.4 represer

2.10.5 above re

2.10.6 and rt f represer hexadec

Exerc

In the f of an in determi

	a.	0×
ı	b.	0x

2.11.1 represer

2.11.2 represer

2.11.3 represer

In the formal MIPS in find the

the value ll there be

asked to

e value as

the value hat is the

e value as the result

e opcode code and

-

do they

y entries

number

In the following problems, the data table contains MIPS instructions. You will be asked to translate the entries into the bits of the opcode and determine what is the MIPS instruction format.

```
a. add $t0. $t0. $zerob. 1w $t1. 4($s3)
```

2.10.4 [5] <2.4, 2.5> For the instructions above, show the hexadecimal representation of these instructions.

2.10.5 [5] <2.5> What type (I-type, R-type) instruction do the instructions above represent?

2.10.6 [5] <2.5> What is the hexadecimal representation of the opcode, rs, and rt fields in this instruction? For R-type instructions, what is the hexadecimal representation of the rd and funct fields? For I-type instructions, what is the hexadecimal representation of the immediate field?

Exercise 2.11

In the following problems, the data table contains bits that represent the opcode of an instruction. You will be asked to translate the entries into assembly code and determine what format of MIPS instruction the bits represent.

a.	OXAEOBFFFC	
b.	0x8D08FFC0	

2.11.1 [5] <2.4, 2.5> What binary number does the above hexadecimal number represent?

2.11.2 [5] <2.4, 2.5 > What decimal number does the above hexadecimal number represent?

2.11.3 [5] <2.5> What instruction does the above hexadecimal number represent?

In the following problems, the data table contains the values of various fields of MIPS instructions. You will be asked to determine what the instruction is, and find the MIPS format for the instruction.

a. op=0, rs=1, rt=2, rd=3, shamt=0, funct=32
 b. op=0x2B, rs=0x10, rt=0x5, const=0x4

2.11.4 [5] <2.5> What type (I-type, R-type) instruction do the instructions above represent?

2.11.5 [5] <2.5> What is the MIPS assembly instruction described above?

2.11.6 [5] <2.4, 2.5> What is the binary representation of the instructions above?

Exercise 2.12

In the following problems, the data table contains various modifications that could be made to the MIPS instruction set architecture. You will investigate the impact of these changes on the instruction format of the MIPS architecture.

a. 8 registersb. 10 bit immediate constants

2.12.1 [5] <2.5> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above, show the size of the bit fields of an R-type format instruction. What is the total number of bits needed for each instruction?

2.12.2 [5] <2.5> If the instruction set of the MIPS processor is modified, the instruction format must also be changed. For each of the suggested changes above show the size of the bit fields of an I-type format instruction. What is the total number of bits needed for each instruction?

2.12.3 [5] <2.5, 2.10> Why could the suggested change in the table above decrease the size of a MIPS assembly program? Why could the suggested change in the table above increase the size of a MIPS assembly program?

In the following problems, the data table contains hexadecimal values. You will be asked to determine what MIPS instruction the value represents, and find the MIPS instruction format.

2.12.4 [5] <2.5> For the entries above, what is the value of the number in decimal?

2.12 repre

2.12 abovε

Exe

In the and \$ registe

a. 1

2.13.: sequer

2.13. followi

2.13.3

a

15

sequend

In the for You will \$t0 and

a. s1 or **b.** sr1 and

2.13.4 the value

2.12.5 [5] <2.5> For the hexadecimal entries above, what instruction do they represent?

2.12.6 [5] <2.4, 2.5> What type (I-type, R-type) instruction do the binary entries above represent? What is the value of the op field and the rt field?

Exercise 2.13

In the following problems, the data table contains the values for registers \$t0 and \$t1. You will be asked to perform several MIPS logical operations on these registers.

2.13.1 [5] <2.6> For the lines above, what is the value of \$t2 for the following sequence of instructions:

2.13.2 [5] <2.6> For the values in the table above, what is the value of \$t2 for the following sequence of instructions:

```
sll $t2, $t0, 4
andi $t2, $t2, -1
```

2.13.3 [5] <2.6> For the lines above, what is the value of \$t2 for the following sequence of instructions:

```
sr1 $t2, $t0, 3
andi $t2, $t2, 0xffEF
```

In the following exercise, the data table contains various MIPS logical operations. You will be asked to find the result of these operations given values for registers \$t0 and \$t1.

```
a. s11 $t2, $t0, 1 or $t2, $t2, $t1
b. sr1 $t2, $t0, 1 and $t2, $t2, 0x00F0
```

2.13.4 [5] <2.6> Assume that \$t0 = 0x0000A5A5 and \$t1 = 00005A5A. What is the value of \$t2 after the two instructions in the table?

structions

tructions

ve?

that could impact of

is the total

odified, the nges above, is the total

table above sted change


. You will be nd the MIPS

e number in

- **2.13.5** [5] <2.6> Assume that \$t0 = 0xA5A50000 and \$t1 = A5A50000. What is the value of \$t2 after the two instructions in the table?
- **2.13.6** [5] <2.6> Assume that \$t0 = 0xA5A5FFFF and \$t1 = A5A5FFFF. What is the value of \$t2 after the two instructions in the table?

Exercise 2.14

The following figure shows the placement of a bit field in register \$t0.



In the following problems, you will be asked to write MIPS instructions to extract the bits "Field" from register \$t0 and place them into register \$t1 at the location indicated in the following table.

a.	31				
		0 0 0 0	0 0	Fiel	d
b.	31	14 + i - j	bits	14	0
	0.0	00	Field	000.	000

- **2.14.1** [20] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$ \pm 0 for the constant values i = 22 and j = 5 and places the field into \$ \pm 1 in the format shown in the data table.
- **2.14.2** [5] <2.6> Find the shortest sequence of MIPS instructions that extracts field from \$t0 for the constant values i = 4 and j = 0 and places the field into \$t1 in the format shown in the data table.
- **2.14.3** [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$ \pm 0 for the constant values i = 31 and j = 28 and places the field into \$ \pm 1 in the format shown in the data table.

In the following problems, you will be asked to write MIPS instructions to extract the bits "Field" from register \$t0 shown in the figure and place them into register \$t1 at the location indicated in the following table. The bits shown as "XXX" are to remain unchanged.

a. b.

2.14. a field \$t1 in

2.14.! field fr in the 1

2.14.6 field from in the f

Exer

For the

a. an **b.** xn

2.15.1 instruct value of

2.15.2 MIPS in instruction of the in

2.15.3 represen

Various (will be a MIPS ass 0. What is

T. What is

to extract

nat extracts

it extracts a ld into \$t1

it extracts a Id into \$t1

nto register

a. 3	31		1-1	
	X X X .	X X X	Field	
b. 3	31 14 -	i – j bits	14	0
	x x x x x x	Field	X X X X	XX

2.14.4 [20] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$ \pm 0 for the constant values i = 17 and j = 11 and places the field into \$ \pm 1 in the format shown in the data table.

2.14.5 [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$ \pm 0 for the constant values i = 5 and j = 0 and places the field into \$ \pm 1 in the format shown in the data table.

2.14.6 [5] <2.6> Find the shortest sequence of MIPS instructions that extracts a field from \$ \pm 0 for the constant values i = 31 and j = 29 and places the field into \$ \pm 1 in the format shown in the data table.

Exercise 2.15

For these problems, the table holds some logical operations that are not included in the MIPS instruction set. How can these instructions be implemented?

a.	andn \$t1, \$t2, \$t3	// bit-wise AND of \$t2. !\$t3
b.	xnor \$t1, \$t2, 5t3	// bit-wise exclusive-NOR

2.15.1 [5] <2.6> The logical instructions above are not included in the MIPS instruction set, but are described above. If the value of $t^2 = 0x00FFA5A5$ and the value of $t^3 = 0xFFFF003C$, what is the result in t^2 ?

2.15.2 [10] <2.6> The logical instructions above are not included in the MIPS instruction set, but can be synthesized using one or more MIPS assembly instructions. Provide a minimal set of MIPS instructions that may be used in place of the instructions in the table above.

2.15.3 [5] <2.6> For your sequence of instructions in 2.15.2, show the bit-level representation of each instruction.

Various C-level logical statements are shown in the table below. In this exercise, you will be asked to evaluate the statements and implement these C statements using MIPS assembly instructions.

a. A = B & C[0]; **b.** A = A ? B : C[0]

(1

ta

F

Vi

1

2. th

2. W

2.

po as

Mab

E

Fo

a.

b.

2.:

ins

2.15.4 [5] <2.6> The table above shows different C statements that use logical operators. If the memory location at C[0] contains the integer value 0x00001234 and the initial integer value of A and B are 0x000000000 and 0x000002222, what is the result value of A?

2.15.5 [5] <2.6> For the C statements in the table above, write a minimal sequence of MIPS assembly instructions that does the identical operation.

2.15.6 [5] <2.6> For your sequence of instructions in 2.15.5, show the bit-level representation of each instruction.

Exercise 2.16

For these problems, the table holds various binary values for register \$t0. Given the value of \$t0, you will be asked to evaluate the outcome of different branches.

a.	1010	1101	0001	0000	0000	0000	0000	0010 _{two}
								1111 _{two}

2.16.1 [5] <2.7> Suppose that register \$t0 contains a value from above and \$t1 has the value

What is the value of \$t2 after the following instructions?

slt \$t2, \$t0, \$t1 beq \$t2, \$zero. ELSE j DONE ELSE: addi \$t2, \$zero, 2 DONE:

2.16.2 [5] <2.7> Suppose that register \$±0 contains a value from the table above and is compared against the value X, as used in the MIPS instruction below. For what values of X, if any, will \$±2 be equal to 1?

slti \$t2, \$t0, X

2.16.3 [5] <2.7> Suppose the program counter (PC) is set to 0x0000 0020. It possible to use the jump (j) MIPS assembly instruction to set the PC to the

address as shown in the data table above? Is it possible to use the branch-on-equal (beq) MIPS assembly instruction to set the PC to the address as shown in the data table above?

For these problems, the table holds various binary values for register \$t0. Given the value of \$t0, you will be asked to evaluate the outcome of different branches.

```
a. 0x00001000

b. 0x20001400
```

2.16.4 [5] <2.7> Suppose that register \$t0 contains a value from above. What is the value of \$t2 after the following instructions?

```
slt $t2, $t0, $t0
bne $t2, $zero, ELSE
j DONE
ELSE: addi $t2, $t2, 2
DONE:
```

2.16.5 [5] <2.6, 2.7> Suppose that register \$t0 contains a value from above. What is the value of \$t2 after the following instructions?

```
sll $t0, $t0, 2
slt $t2, $t0, $zero
```

2.16.6 [5] <2.7> Suppose the program counter (PC) is set to 0x2000 0000. Is it possible to use the jump (j) MIPS assembly instruction to set the PC to the address as shown in the data table above? Is it possible to use the branch-on-equal (beq) MIPS assembly instruction to set the PC to the address as shown in the data table above?

Exercise 2.17

For these problems, several instructions that are not included in the MIPS instruction set are shown.

```
    a. abs $t2, $t3  # R[rd] = |R[rt]|
    b. sgt $t1, $t2, $t3  # R[rd] = (R[rs] > R[rt]) ? 1:0
```

2.17.1 [5] <2.7> The table above contains some instructions not included in the MIPS instruction set and the description of each instruction. Why are these instructions not included in the MIPS instruction set.

and \$t1

ise logical

)0001234,

2, what is

sequence

e bit-level

Given the ches.

ble above elow. For

0020. Is C to the

2.17.2 [5] <2.7> The table above contains some instructions not included in the MIPS instruction set and the description of each instruction. If these instructions were to be implemented in the MIPS instruction set, what is the most appropriate instruction format?

2.17.3 [5] <2.7> For each instruction in the table above, find the shortest sequence of MIPS instructions that performs the same operation.

For these problems, the table holds MIPS assembly code fragments. You will be asked to evaluate each of the code fragments, familiarizing you with the different MIPS branch instructions.

a.	LOOP: ELSE: DONE:	bne j addi	\$t2. DONE \$s2. \$t1,	\$0, \$t1 \$zero. ELSE \$s2, 2 \$t1, 1	
b.		addi subī bne subi	\$52, \$t2, \$t2, \$t1.	\$0. 0xA \$s2. 2 \$t2. 1 \$0. LOOP2 \$t1. 1	
	DONE:	bne	\$t1.	\$0. LOOP	

2.17.4 [5] <2.7> For the loops written in MIPS assembly above, assume that the register \$t1 is initialized to the value 10. What is the value in register \$2 assuming the \$52 is initially zero?

2.17.5 [5] <2.7> For each of the loops above, write the equivalent C code routine Assume that the registers \$\$1, \$\$2, \$\$t1, and \$\$t2 are integers A, B, i, and temperspectively.

2.17.6 [5] <2.7> For the loops written in MIPS assembly above, assume that the register \$11 is initialized to the value N. How many MIPS instructions are executed

Exercise 2.18

For these problems, the table holds some C code. You will be asked to evaluate the C code statements in MIPS assembly code.

a.	for(i=0; i<10; i++) a += b:
b.	while (a < 10) D[a] - b + a; a += 1;

2.18.1

2.18.2 Use a rregister base ad

2.18.3 C codei are init comple

For the asked to MIPS b

a.	LO
b.	LO
100	

2.18.4

2.18.5 i is held holds th

2.18.6 MIPS in

Exerc

For the function routines

ed in the ructions ropriate

shortest

a will be different

e that the

eroutine. nd temp,

e that the executed?

uate these

2.18.1 [5] <2.7> For the table above, draw a control-flow graph of the C code.

2.18.2 [5] <2.7> For the table above, translate the C code to MIPS assembly code. Use a minimum number of instructions. Assume that the value \bar{a} , \bar{b} , \bar{i} , \bar{j} are in registers \$50, \$51, \$ \pm 0, \$ \pm 1, respectively. Also, assume that register \$52 holds the base address of the array \bar{b} .

2.18.3 [5] <2.7> How many MIPS instructions does it take to implement the C code? If the variables a and b are initialized to 10 and 1 and all elements of D are initially 0, what is the total number of MIPS instructions that is executed to complete the loop?

For these problems, the table holds MIPS assembly code fragments. You will be asked to evaluate each of the code fragments, familiarizing you with the different MIPS branch instructions.

а.		addi	\$t1.	\$0, 100	
	LOOP:	1 W	\$51.	0(\$s0)	
		add	\$52.	\$52. \$51	
		addi	\$50.	\$50.4	
		subi	\$t1.	\$t1. 1	
		bne	\$t1.	\$0, LOOP	
b.		addi	\$t1.	\$50, 400	
	LOOP:	1 w	551.	0(\$50)	
		add	952.	\$82, \$81	
		1 w	\$51.	4(\$50)	
		add	\$52.	\$52. \$51	
		addi		\$50.8	
		bne		\$50. LOOP	

2.18.4 [5] <2.7> What is the total number of MIPS instructions executed?

2.18.5 [5] <2.7> Translate the loops above into C. Assume that the C-level integer i is held in register t, s2 holds the C-level integer called result, and s0 holds the base address of the integer MemArray.

2.18.6 [5] <2.7> Rewrite the loop in MIPS assembly to reduce the number of MIPS instructions executed.

Exercise 2.19

For the following problems, the table holds C code functions. Assume that the first function listed in the table is called first. You will be asked to translate these C code routines into MIPS Asembly.