

Section 4. Architecture

HIGHLIGHTS

This section of the manual contains the following major topics:

4.1	Introduction	4-2
4.2	Clocking Scheme/Instruction Cycle	
4.3	Instruction Flow/Pipelining	
4.4	I/O Descriptions	4-7
4.5	Design Tips	4-12
4.6	Related Application Notes	4-13
4.7	Revision History	4-14

4.1 Introduction

The high performance of the PICmicro[™] devices can be attributed to a number of architectural features commonly found in RISC microprocessors. These include:

- Harvard architecture
- Long Word Instructions
- Single Word Instructions
- Single Cycle Instructions
- Instruction Pipelining
- Reduced Instruction Set
- Register File Architecture
- Orthogonal (Symmetric) Instructions

Figure 4-2 shows a simple core memory bus arrangement for Mid-Range MCU devices.

Harvard Architecture:

Harvard architecture has the program memory and data memory as separate memories and are accessed from separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. To execute an instruction, a von Neumann machine must make one or more (generally more) accesses across the 8-bit bus to fetch the instruction. Then data may need to be fetched, operated on, and possibly written. As can be seen from this description, that bus can be extremely conjested. While with a Harvard architecture, the instruction is fetched in a single instruction cycle (all 14-bits). While the program memory is being accessed, the data memory is on an independent bus and can be read and written. These separated buses allow one instruction to execute while the next instruction is fetched. A comparison of Harvard vs. von-Neumann architectures is shown in Figure 4-1.





Long Word Instructions:

Long word instructions have a wider (more bits) instruction bus than the 8-bit Data Memory Bus. This is possible because the two buses are separate. This further allows instructions to be sized differently than the 8-bit wide data word which allows a more efficient use of the program memory, since the program memory width is optimized to the architectural requirements.

Single Word Instructions:

Single Word instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. With single word instructions, the number of words of program memory locations equals the number of instructions for the device. This means that all locations are valid instructions.

Typically in the von Neumann architecture, most instructions are multi-byte. In general, a device with 4-KBytes of program memory would allow approximately 2K of instructions. This 2:1 ratio is generalized and dependent on the application code. Since each instruction may take multiple bytes, there is no assurance that each location is a valid instruction.

Instruction Pipeline:

The instruction pipeline is a two-stage pipeline which overlaps the fetch and execution of instructions. The fetch of the instruction takes one TCY, while the execution takes another TCY. However, due to the overlap of the fetch of current instruction and execution of previous instruction, an instruction is fetched and another instruction is executed every single TCY.

Single Cycle Instructions:

With the Program Memory bus being 14-bits wide, the entire instruction is fetched in a single machine cycle (TcY). The instruction contains all the information required and is executed in a single cycle. There may be a one cycle delay in execution if the result of the instruction modified the contents of the Program Counter. This requires the pipeline to be flushed and a new instruction to be fetched.

Reduced Instruction Set:

When an instruction set is well designed and highly orthogonal (symmetric), fewer instructions are required to perform all needed tasks. With fewer instructions, the whole set can be more rapidly learned.

Register File Architecture:

The register files/data memory can be directly or indirectly addressed. All special function registers, including the program counter, are mapped in the data memory.

Orthogonal (Symmetric) Instructions:

Orthogonal instructions make it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of "special instructions" make programming simple yet efficient. In addition, the learning curve is reduced significantly. The mid-range instruction set uses only two non-register oriented instructions, which are used for two of the cores features. One is the SLEEP instruction which places the device into the lowest power use mode. The other is the CLRWDT instruction which verifies the chip is operating properly by preventing the on-chip Watchdog Timer (WDT) from overflowing and resetting the device.

PICmicro MID-RANGE MCU FAMILY





4.2 **Clocking Scheme/Instruction Cycle**

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are illustrated in Figure 4-3, and Example 4-1.



Figure 4-3: Clock/Instruction Cycle

4.3 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). Fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to Pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then an extra cycle is required to complete the instruction (Example 4-1).

The instruction fetch begins with the program counter incrementing in Q1.

In the **execution** cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

Example 4-1 shows the operation of the two stage pipeline for the instruction sequence shown. At time TcY0, the first instruction is fetched from program memory. During TcY1, the first instruction executes while the second instruction is fetched. During TcY2, the second instruction executes while the third instruction is fetched. During TcY3, the fourth instruction is fetched while the third instruction (CALL SUB_1) is executed. When the third instruction completes execution, the CPU forces the address of instruction four onto the Stack and then changes the Program Counter (PC) to the address of SUB_1. This means that the instruction that was fetched during TcY3 needs to be "flushed" from the pipeline. During TcY4, instruction four is flushed (executed as a NOP) and the instruction at address SUB_1 + 1 is fetched.



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

I/O Descriptions 4.4

Table 4-1 gives a brief description of the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction (TRIS bit) of the port pin (such as in the A/D and LCD modules).

Pin Name	Pin Type	Buffer Type	Description
			Analog Input Channels
AN0	I	Analog	
AN1	I	Analog	
AN2	I	Analog	
AN3	I	Analog	
AN4	I	Analog	
AN5	I	Analog	
AN6	I	Analog	
AN7	I	Analog	
AN8	I	Analog	
AN9	I	Analog	
AN10	I	Analog	
AN11	I	Analog	
AN12	I	Analog	
AN13	I	Analog	
AN14	I	Analog	
AN15	I	Analog	
Avdd	Р	Р	Analog Power
Avss	Р	Р	Analog Ground
C1	I	Analog	LCD Voltage Generation
C2	I	Analog	LCD Voltage Generation
CCP1	I/O	ST	Capture1 input/Compare1 output/PWM1 output
CCP2	I/O	ST	Capture2 input/Compare2 output/PWM2 output.
CDAC	0	Analog	A/D ramp current source output. Normally connected to external capacitor to generate a linear voltage ramp.
СК	I/O	ST	USART Synchronous Clock, always associated with TX pin function (See related TX, RX, DT)
CLKIN	I	ST/CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKIN, OSC2/CLKOUT pins)
CLKOUT	Ο	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. Always associated with OSC2 pin function. (See related OSC2, OSC1)
CMPA	0	_	Comparator A output
СМРВ	0	—	Comparator B output
Legend: TTL = TTL-compatible input CMOS = CMOS compatible input or output			

ST = Schmitt Trigger input with CMOS levels	
SM = SMBus compatible input. An external resistor	is required if this pin is used as an output
NPU = N-channel pull-up	PU = Weak internal pull-up
No-P diode = No P-diode to VDD	AN = Analog input or output
I = input	O = output
P = Power	L = LCD Driver

PICmicro MID-RANGE MCU FAMILY

Pin Name	Pin Type	Buffer Type	Description	
COM0	L	_	LCD Common Driver0	
COM1	L	—	LCD Common Driver1	
COM2	L	—	LCD Common Driver2	
СОМЗ	L	—	LCD Common Driver3	
CS	Ι	TTL	chip select control for parallel slave port (See related \overline{RD} and \overline{WR})	
DT	I/O	ST	USART Synchronous Data. Always associated RX pin function. (See related RX, TX, CK)	
			GP is a bi-directional I/O port. Some pins of port GP can be software programmed for internal weak pull-ups on the inputs.	
GP0	I/O	TTL/ST	TTL input buffer as general purpose I/O, Schmitt Trigger input buffer when used as the serial programming mode.	
GP1	I/O	TTL/ST	TTL input buffer as general purpose I/O, Schmitt Trigger input buffer when used as the serial programming mode.	
GP2	I/O	ST		
GP3	I	TTL		
GP4	I/O	TTL		
GP5	I/O	TTL		
INT	I	ST	External Interrupt	
MCLR/Vpp	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.	
NC	—	—	These pins should be left unconnected.	
OSC1	I	ST/CMOS	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. CMOS otherwise.	
OSC2	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.	
PBTN	I	ST	Input with weak pull-up resistor, can be used to generate an interrupt.	
PSP0	I/O	TTL	Parallel Slave Port for interfacing to a microprocessor port. These	
PSP1	I/O	TTL	pins have TTL input buffers when PSP module is enabled.	
PSP2	I/O	TTL		
PSP3	I/O	TTL		
PSP4	I/O	TTL		
PSP5	I/O	TTL		
PSP6	I/O	TTL		
PSP7	I/O	TTL		
			PORTA is a bi-directional I/O port.	
RA0	I/O	TTL		
RA1	I/O	TTL		
RA2	I/O	TTL		
RA3	I/O	TTL		
RA4	I/O	ST	RA4 is an open drain when configured as output.	
RA5	I/O	TTL		
Legend: TTL = TT	L-compatil	ble input	CMOS = CMOS compatible input or output	
ST = SCHMITT INGGER INPUT WITH CIMOS levels SM = SMBus compatible input. An external resistor is required if this pin is used as an output				

	Table 4-1:	I/O Descriptions	(Cont.'d)
--	------------	------------------	-----------

us compatible i An external resisto quired if this pin is used as an output NPU = N-channel pull-up PU = Weak internal pull-up No-P diode = No P-diode to VDD AN = Analog input or output O = output

L = LCD Driver

I = input

P = Power

DS31004A-page 4-8

Table 4-1:	I/O Descriptions	(Cont.'d))
------------	------------------	-----------	---

Pin Name	Pin Type	Buffer Type	Description
			PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-ups on all inputs.
RB0	I/O	TTL	
RB1	I/O	TTL	
RB2	I/O	TTL	
RB3	I/O	TTL	
RB4	I/O	TTL	Interrupt on change pin.
RB5	I/O	TTL	Interrupt on change pin.
RB6	I/O	TTL/ST	Interrupt on change pin. Serial programming clock. TTL input buffer as general purpose I/O, Schmitt Trigger input buffer when used as the serial programming clock.
RB7	I/O	TTL/ST	Interrupt on change pin. Serial programming data. TTL input buffer as general purpose I/O, Schmitt Trigger input buffer when used as the serial programming data.
			PORTC is a bi-directional I/O port.
RC0	I/O	ST	
RC1	I/O	ST	
RC2	I/O	ST	
RC3	I/O	ST	
RC4	I/O	ST	
RC5	I/O	ST	
RC6	I/O	ST	
RC7	I/O	ST	
RD	I	TTL	Read control for parallel slave port (See also \overline{WR} and \overline{CS} pins)
			PORTD is a bi-directional I/O port.
RD0	I/O	ST	
RD1	I/O	ST	
RD2	I/O	ST	
RD3	I/O	ST	
RD4	I/O	ST	
RD5	I/O	ST	
RD6	I/O	ST	
RD7	I/O	ST	
			PORTE is a bi-directional I/O port.
RE0	I/O	ST	
RE1	I/O	ST	
RE2	I/O	ST	
RE3	I/O	ST	
RE4	I/O	ST	
RE5	I/O	ST	
RE6	I/O	ST	
RE7	I/O	ST	
Legend: TTL = TT	L-compati	ble input	CMOS = CMOS compatible input or output
ST = Sch	nmitt Trigge	er input with CMC	Slevels
SM = SN	IBUS COMP	atible input. An e	xternal resistor is required if this pin is used as an output
No-P dia	$de = N_0 P$	diode to Vnn	AN = Analog input or output

1 = I

P = Power

= SMBus compatible input. An external resistor	is required if this pin is used as an ou
J = N-channel pull-up	PU = Weak internal pull-up
P diode = No P-diode to VDD	AN = Analog input or output
nput	O = output
Power	L = LCD Driver

© 1997 Microchip Technology Inc.

PICmicro MID-RANGE MCU FAMILY

Pin Name	Pin Type	Buffer Type	Description
REFA	0	CMOS	Programmable reference A output.
REFB	0	CMOS	Programmable reference B output.
			PORTF is a digital input or LCD Segment Driver Port
RF0	I/O	ST	
RF1	I/O	ST	
RF2	I/O	ST	
RF3	I/O	ST	
RF4	I/O	ST	
RF5	I/O	ST	
RF6	I/O	ST	
RF7	I/O	ST	
			PORTG is a digital input or LCD Segment Driver Port
RG0	I/O	ST	
RG1	I/O	ST	
RG2	I/O	ST	
RG3	I/O	ST	
RG4	I/O	ST	
RG5	I/O	ST	
RG6	I/O	ST	
RG7	I/O	ST	
RX	1	ST	USART Asynchronous Receive
SCL	I/O	ST	Synchronous serial clock input/output for I ² C mode.
SCLA	I/O	ST	Synchronous serial clock for I ² C interface.
SCLB	I/O	ST	Synchronous serial clock for I ² C interface.
SDA	I/O	ST	I ² C [™] Data I/O
SDAA	I/O	ST	Synchronous serial data I/O for I ² C interface
SDAB	I/O	ST	Synchronous serial data I/O for I ² C interface
SCK	I/O	ST	Synchronous serial clock input/output for SPI mode.
SDI	I	ST	SPI Data In
SDO	0		SPI Data Out (SPI mode)
SS	1	ST	SPI Slave Select input
SEG00 to	I/L	ST	LCD Segment Driver00 through Driver31.
SEG31		-	
SUM	0	AN	AN1 summing junction output. This pin can be connected to an exter-
			nal capacitor for averaging small duration pulses.
TOCKI	I	ST	Timer0 external clock input
T1CKI	Ι	ST	Timer1 external clock input
T1OSO	0	CMOS	Timer1 oscillator output
T1OSI	I	CMOS	Timer1 oscillator input
ТХ	0	_	USART Asynchronous Transmit (See related RX)
Legend: TTL = TT	L-compati	ble input	CMOS = CMOS compatible input or output

Table 4-1:	I/O Descriptions	(Cont.'d)
------------	------------------	-----------

ST = Schmitt Trigger input with CMOS levels

SM = SMBus compatible input. An external resistor is required if this pin is used as an output

NPU = N-channel pull-up PU = Weak internal pull-up No-P diode = No P-diode to VDD AN = Analog input or output O = output I = inputL = LCD Driver P = Power

I²C is a trademark of Philips Corporation.

Pin Name	Pin Type	Buffer Type	Description
VLCD1	Р	_	LCD Voltage
VLCD2	Р	_	LCD Voltage
VLCD3	Р		LCD Voltage
VLCDADJ	I	Analog	LCD Voltage Generation
VREF	I	Analog	Analog High Voltage Reference input. DR reference voltage output on devices with comparators.
VREF+	I	Analog	Analog High Voltage Reference input. Usually multiplexed onto an analog pin.
VREF-	I	Analog	Analog Low Voltage Reference input. Usually multiplexed onto an analog pin.
VREG	0	—	This pin is an output to control the gate of an external N-FET for voltage regulation.
Vss	Р		Ground reference for logic and I/O pins.
Vdd	Р		Positive supply for logic and I/O pins.
WR	I	TTL	Write control for parallel slave port (See \overline{CS} and \overline{RD} pins also).

Table 4-1:	I/O Descriptions	(Cont.'d)
------------	------------------	-----------

Legend: TTL = TTL-compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

SM = SMBus compatible input. An external resistor is required if this pin is used as an output

NPU = N-channel pull-up

No-P diode = No P-diode to VDD

I = input

P = Power

PU = Weak internal pull-up

AN = Analog input or output

O = output

L = LCD Driver

4.5 Design Tips

No related design tips at this time.

Application Note #

4.6 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the Mid-Range MCU family (that is they may be written for the Base-Line, or High-End families), but the concepts are pertinent, and could be used (with modification and possible limitations). The current application notes related to Architecture are:

Title

No related application notes at this time.

4 Architecture

4.7 Revision History

Revision A

This is the initial released revision of the PICmicro's Architecture description.