Chapter 4 ARM Instruction Sets

Jin-Fu Li

Department of Electrical Engineering National Central University Jungli, Taiwan

Outline

- Registers, Memory Access, and Data Transfer
- Arithmetic and Logic Instructions
- Branch Instructions
- > Assembly Language
- > I/O Operations
- Subroutines
- Program Examples

Content Coverage



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

ARM Processor

- ARM processor was designed by Advanced RISC Machine (ARM) Limited Company
- ARM processors are major used for low-power and low cost applications
 - Mobile phones
 - Communication modems
 - Automotive engine management systems
 - Hand-held digital systems
 - This chapter introduces the ARM instruction sets based on the ARM7 processor
 - Different versions of ARM processors share the same basic machine instruction sets

Registers and Memory Access

- In the ARM architecture
 - Memory is byte addressable
 - 32-bit addresses
 - 32-bit processor registers
- Two operand lengths are used in moving data between the memory and the processor registers
 - Bytes (8 bits) and words (32 bits)
 - Word addresses must be aligned, i.e., they must be multiple of 4
 - Both little-endian and big-endian memory addressing are supported
- When a byte is loaded from memory into a processor register or stored from a register into the memory
 - It always located in the low-order byte position of the register

Register Structure



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Register Structure

- The use of processor mode bits and interrupt disable bits will be described in conjunction with input/output operations and interrupts in Chapter 5
- There are 15 additional general-purpose registers called the banked registers
 - They are duplicates of some of the R0 to R14 registers
 - They are used when the processor switches into Supervisor or Interrupt modes of operation
- Saved copies of the Status register are also available in the Supervisor and Interrupt modes
- The banked registers and Status register copies will also be discussed in Chapter 5

ARM Instruction Format

- Each instruction is encoded into a 32-bit word
- Access to memory is provided only by Load and Store instructions
- The basic encoding format for the instructions, such as Load, Store, Move, Arithmetic, and Logic instructions, is shown below

31 28	27 20	19 16	15 12	11	4	3	0
Condition	OP code	Rn	Rd	Other info		Rı	m

An instruction specifies a conditional execution code (Condition), the OP code, two or three registers (Rn, Rd, and Rm), and some other information

Conditional Execution of Instructions

- A distinctive and somewhat unusual feature of ARM processors is that all instructions are conditionally executed
 - Depending on a condition specified in the instruction
- The instruction is executed only if the current state of the processor condition code flag satisfies the condition specified in bits b₃₁-b₂₈ of the instruction
 - Thus the instructions whose condition is not meet the processor condition code flag are not executed
- One of the conditions is used to indicate that the instruction is always executed

Memory Addressing Modes

Pre-indexed mode

 The effective address of the operand is the sum of the contents of the base register Rn and an offset value

Pre-indexed with writeback mode

The effective address of the operand is generated in the same way as in the Pre-indexed mode, and then the effective address is written back into Rn

Post-indexed mode

 The effective address of the operand is the contents of Rn. The offset is then added to this address and the result is written back into Rn

ARM Indexed Addressing Modes

Name	Assembler syntax	Addressing function
With immediate offset:		
Pre-indexed	[Rn, #offset]	EA=[Rn]+offset
Pre-indexed with writeback	[Rn, #offset]!	EA=[Rn]+offset; Rn←[Rn]+offse
Post-indexed	[Rn], #offest	EA=[Rn]; Rn←[Rn]+offset
With offset in Rn		
Pre-indexed	[Rn, ±Rm, shift]	EA=[Rn]+[Rm] shifted
Pre-indexed with writeback	[Rn, +Rm, shift]!	EA=[Rn]+[Rm] shifted;
	-	
Post-indexed	[Rn], +Rm, shift	EA=[Rn];
	-	Rn←[Rn]+[Rm] shifted
Relative (Pre-indexed with	Location	EA=Location=[PC]+offset

Immediate offset)

shift=direction #integer, where direction is LSL for left shift or LSR for right shift, and integer is a 5-bit unsigned number specifying the shift format

± Rm=the offset magnitude in register Rm can be added to or subtracted from the contents of based register Rn

Advanced Reliable Systems (ARES) Lab.

Relative Addressing Mode



The operand must be within the range of 4095 bytes forward or backward from the updated PC.

Pre-Indexed Addressing Mode



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Post-Indexed Addressing with Writeback



Advanced Reliable Systems (ARES) Lab.

Pre-Indexed Addressing with Writeback



Load/Store Multiple Operands

- In ARM processors, there are two instructions for loading and storing multiple operands
 - They are called Block transfer instructions
- Any subset of the general purpose registers can be loaded or stored
 - Only word operands are allowed, and the OP codes used are LDM (Load Multiple) and STM (Store Multiple)
- The memory operands must be in successive word locations
- All of the forms of pre- and post-indexing with and without writeback are available
- They operate on a Base register Rn specified in the instruction and offset is always 4
 - LDMIA R10!, {R0,R1,R6,R7}
 - IA: "Increment After" corresponding to post-indexing

Arithmetic Instructions

- > The basic expression for arithmetic instructions is
 - OPcode Rd, Rn, Rm
- > For example, ADD R0, R2, R4
 - Performs the operation $R0 \leftarrow [R2] + [R4]$
- > SUB R0, R6, R5
 - Performs the operation $R0 \leftarrow [R6]$ -[R5]
- Immediate mode: ADD R0, R3, #17
 - Performs the operation $R0 \leftarrow [R3]+17$
- The second operand can be shifted or rotated before being used in the operation
 - For example, ADD R0, R1, R5, LSL #4 operates as follows: the second operand stored in R5 is shifted left 4-bit positions (equivalent to [R5]x16), and its is then added to the contents of R1; the sum is placed in R0

Logic Instructions

- The logic operations AND, OR, XOR, and Bit-Clear are implemented by instructions with the OP codes AND, ORR, EOR, and BIC.
- > For example
 - ◆ AND R0, R0, R1: performs R0←[R0]+[R1]
- The Bit-Clear instruction (BIC) is closely related to the AND instruction.
 - It complements each bit in operand Rm before ANDing them with the bits in register Rn.
 - For example, BIC R0, R0, R1. Let R0=02FA62CA, R1=0000FFFF. Then the instruction results in the pattern 02FA0000 being placed in R0
- The Move Negative instruction complements the bits of the source operand and places the result in Rd.
 - For example, MVN R0, R3

Branch Instructions

- Conditional branch instructions contain a signed 24-bit offset that is added to the updated contents of the Program Counter to generate the branch target address
- The format for the branch instructions is shown as below

31	28	27	24	23		0
Conditio	n	OP	code		offset	

- Offset is a signed 24-bit number. It is shifted left two-bit positions (all branch targets are aligned word addresses), signed extended to 32 bits, and added to the updated PC to generate the branch target address
- The updated points to the instruction that is two words (8 bytes) forward from the branch instruction

ARM Branch Instructions

The BEQ instruction (Branch if Equal to 0) causes a branch if the Z flag is set to 1



Setting Condition Codes

- Some instructions, such as Compare, given by
 - CMP Rn, Rm which performs the operation [Rn]-[Rm] have the sole purpose of setting the condition code flags based on the result of the subtraction operation
- The arithmetic and logic instructions affect the condition code flags only if explicitly specified to do so by a bit in the OP-code field. This is indicated by appending the suffix S to the OP-code
 - For example, the instruction ADDS R0, R1, R2 set the condition code flags
 - But ADD R0, R1, R2 does not

An Example of Adding Numbers

)

Assume that the memory location N, POINTER, and SUM are within the range Reachable by the offset relative to the PC GT: signed greater than BGT: Branch if Z=0 and N=0

Assembly Language

- The ARM assembly language has assembler directives to reserve storage space, assign numerical values to address labels and constant symbols, define where program and data blocks are to be placed in memory, and specify the end of the source program text
- The AREA directive, which uses the argument CODE or DATA, indicates the beginning of a block of memory that contains either program instructions or data
- The ENTRY directive specifies that program execution is to begin at the following LDR instruction
- In the data area, which follows the code area, the DCD directives are used to label and initialize the data operands

An Example of Assembly Language

Assembler directives		AREA ENTRY	CODE
Statements that generate machine instructions	LOOP	LDR LDR MOV LDR ADD SUBS BGT STR	R1, N R2, POINTER R0, #0 R3, [R2], #4 R0, R0, R3 R1, R1, #1 LOOP R0, SUM
Assembler directives	SUM N POINTER NUM1	AREA DCD DCD DCD DCD END	DATA 0 5 NUM1 3, -17, 27, -12, 322

Advanced Reliable Systems (ARES) Lab.

Assembly Language

- An EQU directive can be used to define symbolic names for constants
- > For example, the statement
 - ◆ TEN EQU 10
- When a number of registers are used in a program, it is convenient to use symbolic names for them that relate to their usage
 - The RN directive is used for this purpose
 - For example, COUNTER RN 3 establishes the name COUNTER for register R3
- The register names R0 to R15, PC (for R15), and LR(for R14) are predefined by the assembler
 - R14 is used for a link register (LR)

Pseudo-Instructions

- An alternative way of loading the address into register R2 is also provided in the assembly language
- The pseudo-instruction ADR Rd, ADDRESS holds the 32bit value ADDRESS into Rd
 - This instruction is not an actual machine instruction
 - The assembler chooses appropriate real machine instructions to implement pseudo-instructions
 - For example,
 - The combination of the machine instruction LDR R2, POINTER and the data declaration directive POINTER DCD NUM1 is one way to implement the pseudo-instruction ADR R2, NUM1

Subroutines

- A Branch and Link (BL) instruction is used to call a subroutine
- The return address is loaded into register R14, which acts as a link register
- When subroutines are nested, the contents of the link register must be saved on a stack by the subroutine.
 - Register R13 is normally used as the pointer for this stack

Example

Calling pro	ogram		
	LDR	R1, N	
	LDR	R2, POINTER	
	BL	LISTADD	
	STR	R0, SUM	
	•		
	•		
Subroutine) 		
LISTADD	STMFD	R13!, {R3, R14}	Save R3 and return address in R14 on stack, using R13 as the stack pointer
	MOV	R0, #0	
LOOP	LDR	R3, [R2], #4	
	ADD	R0, R0, R3	
	SUBS	R1, R1, #1	
	BGT	LOOP	
	LDMFD	R13!, {R3, R15}	Restore R3 and load return address into PC (r15)

Advanced Reliable Systems (ARES) Lab.

Byte-Sorting Program



Advanced Reliable Systems (ARES) Lab.

Jin-Fu Li, EE, NCU

Byte-Sorting Program

	ADR	R4,LIST	Load list pointer register R4
	LDR	R10,N	Initialize outer loop base
	ADD	R2,R4,R10	Register R2 to LIST+n
	ADD	R5,R4, #1	Load LIST+1 into R5
OUTER	LDRB	R0,[R2,# -1]!	Load LIST(j) into R0
	MOV	R3,R2	Initialize inner loop base register R3 to LIST+n-1
INNER	LDRB	R1,[R3, # -1]!	Load LIST(k) into R1
	CMP	R1,R0	Compare LIST(k) to LIST(j)
			If LIST(k)>LIST(j),
	STRGTB	R1,[R2]	interchange LIST(k) and LIST(j)
	STRGTB	R0,[R3]	
	MOVGT	R0,R1	Move (new) LIST(j) into R0
	CMP	R3,R4	If k>0, repeat
	BNE	INNER	inner loop
	CMP	R2,R5	lf j>1, repeat
	BNE	OUTER	outer loop

Advanced Reliable Systems (ARES) Lab.