Personal tools
Home Pós-Graduação Informações para Alunos e Docentes do Programa Seminários no IC-UNICAMP Seminários de Pesquisa do IC Palestra: Power Management Approaches in Multi-Core Processor Systems
Navigation
IC 40 anos
 
Document Actions

Palestra: Power Management Approaches in Multi-Core Processor Systems

Palestra do Dr. Reinaldo A. Bergamaschi, na Série de Seminários 2008 da Pós-Graduação dia 20/06/2008 às 16h na sala 85 do IC2.

What Palestra
When 20/06/2008
from 16:00 to 18:00
Where sala 85 - IC2
Add event to calendar vCal
iCal
RESUMO

Power has become the most dominant design constraint in advanced processor
systems. Although power is ultimately dissipated in the processors,
communications, and all remaining hardware devices (e.g., caches,
memories, peripherals), the responsibility for overall power management is
distributed across many layers through software and hardware. At the
top-most level, the application layer has a direct impact on power.
Depending on how it is coded and compiled, the application may benefit, or
defeat lower-level power management schemes. Below the application, lie
the Middleware and Operating System (OS) software. These two layers can
also have a significant impact on power through either user-controlled
knobs (e.g., power-saving modes in a laptop PC), or autonomic algorithms
that keep track of the power and temperature of the chip. Below these
layers sit the hardware layer, containing the processors and peripheral
devices. In advanced systems, the hardware layer manages power both
autonomically (in emergency cases) and under the control of the OS,
Middleware, or Firmware running on on-chip embedded controllers. The knobs
available to the hardware for controlling power are mainly voltage and
frequency (dynamic voltage and frequency scaling - DVFS), but also
microarchitectural knobs such as fetch and dispatch throttling.
This talk will present an overview of power management techniques at these
various layers, with special emphasis on those applicable on the hardware
layer. It will present details on DVFS techniques used in multi-core
processor systems for managing power under a power budget, as well as in
thermal emergency cases.

Reinaldo A. Bergamaschi is currently a consultant on computer-aided design
and embedded systems. Prior to that, for 18 years he was a Research Staff
Member at the IBM T. J. Watson Research Center, Yorktown Heights, NY,
where he lead various projects on design automation, including high-level
synthesis,  RTL sign-off techniques, systems-on-chip, and power management
tools. He graduated in Electronics Engineering from the Aeronautics
Institute of Technology (ITA), São José dos Campos, Brazil, in 1982; he
received a Master's degree from the Philips International Institute,
Eindhoven, The Netherlands, in 1984; and a Ph.D. Degree in Electronics and
Computer Science from the University of Southampton, Southampton, England,
in 1989. Reinaldo is a Fellow of the IEEE and a Distinguished Member of
the ACM.

Instituto de Computação :: Universidade Estadual de Campinas
Av. Albert Einstein, 1251 - Cidade Universitária • CEP 13083-852 • Campinas/SP - Brasil • Fone: [19] 3521-5838